

02/08/20

# Operating System

(8-10M)

## Introduction & Background:

What is an OS?


→ Interface b/w user & hardware

→ Resource Manager

→ Set of utilities to aid application development

→ Control program (controls various h/w & s/w units)

→ Acts like a government



### PI - programmer Interface

programmers are given separate interface i.e., PI


this is provided using API (Application Programmers Interface)

or SCI (System Call Interface)

→ In GATE OS is studied on Von Neumann Architecture only.

### OS as Resource Manager:

\* Manages resources & provides a platform to use those resources




## Functions & Goals of OS:

- Major goals
- 1) User Convenience
  - 2) Efficiency
  - 3) Reliability
  - 4) Scalability (ability to evolve i.e. expandable)
  - 5) Robustness (strong and should be able to bear error)
  - 6) Portability (usable across various platforms)

## Functions

- 1) CPU Scheduling
- 2) Memory Management
- 3) Device "
- 4) Security & Protection
- 5) Deadlock handling
- 6) Synchronization etc.



\* Functions are things performed to achieve goals

Q1) what must be the primary goal of OS?

- a) Convenience
- b) efficiency
- c) Reliability
- d) Scalability

Sol:

Even though efficiency is a major goal,

people are more concerned about convenience.

∴ opt @

Note:

- If architecture changes then OS design changes
- Based on the domains for which OS is being designed, goal of OS changes

Eg: for PC, it is convenience

for real time systems, it is efficiency and highly reliable and

for smartphones, it is convenience & power efficiency. <sup>robustness</sup>

\* Real time systems (RTS) are the systems which are constrained by strict time deadlines.

Eg: Missile Control, Nuclear systems etc.

for Distributed systems OS, it is scalability

os/ostwo

Types of O-S:

Uniprogramming:

→ ~~only one program will be ready~~ ~~running at~~  
~~any given time~~ only one program

is present in main memory at any given time.

Drawback:

\* when the program goes for I/O, the CPU becomes idle.

The area of main memory in which OS is stored is called system area.  
The rest of the memory is called user area.

Multiprogramming:

→ Here OS has ability to manage multiple ready programs in memory.


So even if ~~one of the ready process~~ executing process goes for I/O, one of the ready processes will be allocated CPU.

Thus utilization of CPU is maximized.

Hence throughput is increased.

throughput: No of processes executed per unit time

Types of Multiprogramming (M.Pr):



\* → Drawback of non-pre-emptive M.P. is lack of responsiveness or interactivity whereas pre-emptive is more interactive.

→ Pre-emptive Multi-programming is also referred as multitasking.

Architectural Requirement for implementation of a pre-emptive-based M.P.O.S.

1. IO (secondary storage):

It is desirable to have DMA capability

2. Main Memory:

Should be capable to perform address translation.  
(i.e., logical add. to phy. address)

This functionality is provided by Memory Management Unit (MMU).

3. CPU:

The processor must be able to support dual mode operation.

The two modes are:

- (i) user mode (non-privileged mode)
- (ii) kernel mode (Privilege mode or monitor mode)

- \* All OS programs run in kernel mode
- \* All user programs run in user mode
- \* OS programs execute atomically (i.e., no preemption)
- \* User programs are preemptive nature
- \* To keep track in which mode CPU is present we used mode bit.

This mode bit is present in Condition register (Processor status word (PSW))

0: user mode  
1: kernel mode (or vice versa)

Mode shifting: Many a time while execution of program, it is necessary to shift from user mode to kernel mode and KM to UM. This process of shifting ~~from~~ is called mode shifting.

Eg: If a user process needs OS service, then the OS service is done in kernel mode. Once the service is finished mode is changed to user mode.

```

Eg:
main()
{
  int a,b,c;
  c=f(a,b);
  printf("%i-d", c);
}
f(a)
{
  :
}
  
```

The above program doesn't use any OS service and finishes all of its execution in user mode.

```

Eg:
main()
{
  int a,b,c; UM
  c=f(a,b); UM
  fork(); KM
  printf("%i-d", c); UM
}
f()
{
  :
}
  
```

fork(): System Call  
(provided in API)

The above program uses fork(). fork() is a system call and it is service provided by OS.

Every system call is translated <sup>by C compiler</sup> to an SVC (supervisory call). This is a privileged instruction.

All non-privileged function calls are translated to BSA (Branch & Save Address) by C compiler.

Thus at the time of execution of SVC, generated a software interrupt. is generated.  
 The corresponding ISR (Interrupt Service Routine) handles the interrupt.

→ ISR does 2 things:

- i) Mode shifting (from UM to KM) (mode bit in Psw is changed)
- ii) From the dispatch table, ~~app~~ the required address of ~~req~~ the function call. is found

(Dispatch table contains one entry per each system call)

The last instruction of fork() <sup>contains an svc which</sup> ~~now~~ changes KM to UM.

### fork() system call:


```

→ main()
{
    printf("Hello");
}
    
```

o/p: Hello

```

→ main()
{
    1. fork();
    2. printf("Hello");
}
    
```



Execution in child starts from the instruction which is next to the fork() which created the child.

∴ child doesn't execute fork()  
 It executes only printf()

i.e., execution of child starts from ~~condition~~ PC of parent process


o/p: Hello  
 Hello

i.e., PC of child is set to  $PC_p + 1$  where  $PC_p$  is PC of parent

```

→ main()
{
  fork();
  fork();
  printf("Hello");
}

```




Here a total of 4 processes are created. Hence 'Hello' is printed 4 times.

Hello  
Hello  
Hello  
Hello

```

→ main()
{
  fork()
  fork()
  fork()
  print("Hello");
}

```



~~Parent doesn't execute until it finishes its execution. So its numbering shows the order in which the processes print hello~~

∴ 8 processes ⇒ Hello is printed 8 times

Note:

→ In the same way if we have  $n$  forks in sequence,  $2^n$  process will exist.

```
Q2) main()
{
    int i, n;
    for (i=1; i<=n; ++i)
        fork();
}
```

For the above program, no of child processes created is \_\_\_\_\_

- a)  $n-1$    b)  $n^2-1$    c)  $2^n-1$    d)  $n!-1$

Sol:

```
for (i=1; i<=n; ++i)
    fork();
```

can be replaced by sequence of 'n' fork(s)

∴ total processes =  $2^n$

total no of child processes =  $2^n - 1$ .

Q3) Find the o/p of below program.

```
main()
{
    printf("Before fork");
    fork();
    printf("After fork");
}
```

Sol:


Anything before sequence of fork() calls will be executed only once.  
(i.e. by parent)

∴ o/p:

Before fork  
After fork  
After fork

# Process Management:

## i) Process Concepts:



- \* Program is a passive entity.
- \* Program is in Disk and process is in main memory

## Process:

- \* Process is a program in execution
- \* Process is an instance of a program (for a program we can create any number of processes)
- \* Active entity
- \* unit of CPU utilization
- \* Locus of control (i.e., if there is no process, then there is no activity for CPU)
- \* Animated spirit.


→ Process is viewed as an Abstract Data Type (ADT).

04/08/20

an ADT has

<Defn; Representation; operations; Attributes>  
(or) structure

## Abstract view of Process in Memory or Process Structure



## Process Operations:

These operations are carried out by OS on behalf of users

### (i) Create():

At the time of creation certain resources are allocated, PCB is created, devices are allocated. Eg: fork() is used to create()

(ii) Schedule(): selecting which process to run ~~when~~

(iii) Dispatch(): allocating CPU to process

(iv) Block(): Block for I/O

(v) Running(): running on CPU.

(vi) Suspend(): Process is sent to Disk

(vii) Resume(): Process is brought in main memory from disk.

(viii) terminate():

\* Here resource deallocation takes place and PCB is deleted

## Process Attributes (Properties/characteristics):

\* Process id: a unique id for every process

Sometimes it may even have parent-id.

\* Sometimes if the process is in any group it may even have group-id.

Identification related

\* Process state

\* Process size

\* Process type (like background process, foreground process etc.)

\* Priority

\* Program Counter

\* General Purpose Registers

\* Accounting Information (like arrival time, burst time, IO-time etc)

\* List of open files

\* List of open devices

\* Protection information.

These are general attributes. However different OS's use different attributes.

→ Process Attributes are stored in a Data structure known as PCB or Process Descriptor (or) Process Object.


Pid	Link
Priority	State
PC	Size
...	...
...	...
...	...

The content kept in PCB is called process context or process environment.

→ Each process has its own PCB.

Process states and state transition diagram

<New; Ready; Running; Block; terminate>



In New the process is in the process of creation.


\* The above state diagram is the illustration for multi programmed OS because we have ready state.

In uniprogrammed OS we will not have Ready state

\* Above state diagram is for non-preemptive based multi programmed OS.

It is because the processes moves from running to block under two conditions (IO, system call) i.e., voluntary release of CPU and no forceful disallocation of CPU

\* So to make the state diagram we add a transition from running to ready ~~addition~~ under two conditions (preemption, priority) as shown below.




→ Now the above transition diagram is for pre-emptive based multiprogrammed OS.

Process Suspension:

It is swapping out the process from main memory to disk. And later we may resume the process and bring it back to main memory.

\* It possible to suspend only when the process is in main memory.

So we can suspend only when the process is in ready or running or block state.




For special arrangements, IO operations are possible even in suspend block.

----- transition line here means not much desirable.

→ Resource preemption is taking resources from the process in ready state.

### Scheduling Queues and Queuing diagrams:



Ready queue : List of PCBs of ready processes  
These ~~lists~~ are maintained as linked list.

Block queue : Every IO device is associated with its own device queue (PCBs of processes)

Every device waiting IO through certain device is added to the respective device's queue.

#### Job Queue (or) Input Queue:

Programs that are ready to be loaded in memory. Memory may not be enough to have all the processes. So rest are placed in job queue. The ~~processes~~ <sup>programs</sup> in job queue are present in new state.


#### Suspend Queue:

Processes that are suspended from memory either from ready or from block states.

CPU bound process : A process with high amount of CPU burst compared to IO burst.

IO bound process : A process with high amount of IO burst compared to CPU burst.

## Queuing Diagram:



## Schedulers & Dispatcher:

Scheduler is a component of process manager that makes decision.

• ~~reaper~~

Short term scheduler (Process scheduler) (CPU scheduler)

It decides which ready process should run next on CPU.

Long term scheduler (Job scheduler):

It works on job Queues.

It loads programs into main memory

long, medium, short are given on the basis of the frequency with which these schedulers run.

Medium term scheduler:

It carries out the responsibility of suspension & resumption.

## Degree of Multiprogramming:

It is no of processes present in memory.

LTS controls deg of M.Pr.

## Dispatcher:

Dispatcher carries out the activity of context switching.

\* Context switching is activity of saving and loading PCBs of processes during process switching. on CPU, context switching also involves loading page table.

→ Time taken for context switching (save PCB & load PCB) is called context switch time (or) Dispatch latency.

$\frac{M}{I}$

n CPUs    k Processes

	lower bound	Upper bound
ready	0	k
running	0	n
block state	0	k

## CPU Scheduling / Process Scheduling

→ It design of short term scheduler.

Functions & goals of STS:

Functions:

\* Scheduling

goals:

\* Maximising throughput

\* Minimize turn around time

\* Minimize waiting time

\* Minimize response time.

Process times:

Arrival time (AT) the time at which process comes into ready queue for the first time.

Waiting time (WT):

the time spent by a process in ready queue.


## Scheduling time (ST):

the time at which the process gets on to CPU. ~~the time at which the process gets on to CPU.~~

## Burst time (BT):

CPU BT: time spent by process running on CPU

I/O BT: time spent by process doing I/O activity



## Completion time (CT):

the time <sup>at</sup> which process finishes its execution.

## Turn Around time (TAT):

the time spent by process from its arrival to ~~the~~ complete.

$$TAT = CT - AT$$

$$\text{Avg. TAT} = \frac{\sum_{i=1}^n TAT_i}{n}$$

$$\text{Normalized TAT} = \frac{TAT}{BT}$$

Here BT includes only CPU BT

$$WT = TAT - (BT + I/OBT)$$

if I/OBT = 0, then

$$WT = TAT - BT$$

$$\text{Avg. WT} = \frac{\sum_{i=1}^n WT_i}{n}$$

## Scheduling frame work:

Let  $n$  processes  $(P_1 \dots P_n)$

$$AT(P_i) \rightarrow A_i$$

$$BT(P_i) \rightarrow X_i$$

$$IOBT(P_i) \rightarrow Y_i$$

$$CT(P_i) \rightarrow C_i$$

Now we have

a)  $TAT(P_i) = C_i - A_i$

$$Avg. TAT = \frac{\sum_{i=1}^n (C_i - A_i)}{n}$$

$$Normalized TAT(P_i) = \frac{C_i - A_i}{X_i}$$

b)  $WT(P_i) = (C_i - A_i) - (X_i + Y_i)$

$$Avg. W.T = \frac{\sum_{i=1}^n [(C_i - A_i) - (X_i + Y_i)]}{n}$$

c) Schedule-length (L)

total time taken for all  $n$  processes to finish execution is called schedule length.

$$L = CT \text{ of last process} - AT \text{ of first process}$$

i.e.,  $L = \max(C_i) - \min(A_i)$

Note that  $L$  is not equal to sum of all burst times because at certain time all processes may be in block state

d) Throughput ( $\mu$ ):

process executed per unit time.

$$\mu = \frac{n}{L}$$

# CPU scheduling techniques:

## Scheduling techniques

Non Preemptive    Preemptive

### 1) First Come First Serve (FCFS):

Selection criteria : AT

Mode of operation : Non-preemptive

Conflict resolution : Lower Pid process is scheduled first

Assumptions:

→ time is in clock ticks.


→ IOBT is zero

→ Context switch overhead (S) :- Negligible

Eg:

P.No	AT	BT	CT	TAT	WT
1	0	4	4	4	0
2	0	3	7	7	4
3	0	2	9	9	7
4	0	5	14	14	9
5	0	1	15	15	14

Gantt chart




$$\text{Schedule length} = 15 - 0 = 15$$

$$\text{Avg TAT} = \frac{4 + 7 + 9 + 14 + 15}{5} = 9.8$$

$$\text{Avg. WT} = \frac{0 + 4 + 7 + 9 + 14}{5} = 6.8$$

Q5

PNO	AT	BT	CT	TAT	WT
1	0	2	2	2	0
2	1	1	3	2	1
3	2	3	6	4	1
4	3	4	10	7	3
5	5	6	16	11	5





Schedule length = 16

Q6

Compute Avg. TAT, Avg WT, Schedule length

PNO	AT	BT	CT	TAT	WT
1	2	3	5	3	0
2	6	2	8	2	0
3	10	5	15	5	0
4	12	1	16	4	3
5	18	3	21	3	0



$$\text{Avg TAT} = \frac{3+2+5+4+3}{5} = \frac{17}{5} = 3.4$$

$$\text{Avg WT} = \frac{3}{5} = 0.6$$


Schedule length = 21 - 2 = 19

Draw gantt chart

Q7

PNO	AT	BT
1	5	3
2	15	5
3	3	1
4	18	4
5	5	1
6	4	2

Gantt chart:



$$L = 24 - 3 = 21$$

$$\text{Avg TAT} = \frac{1 + 2 + 4 + 5 + 5 + 6}{6} = \frac{23}{6}$$

$$\text{Avg WT} = \frac{0 + 0 + 1 + 4 + 6 + 2}{6} = \frac{7}{6}$$

FCFS with Non-zero IO BTs & Non Negligible scheduling overhead:  
 $\rightarrow (S)$

Scheduling overhead (S) is context switch time.

Ex:


PNO	AT	<BT ; IOBT ; BT>	CT	TAT	WT
1	0	2 3 4	14	14	5-2
2	2	1 5 2	17	15	7-2
3	4	3 1 1	19	15	10-2

(calculate WT)

Scheduling overhead,  $S = 1$

Assume concurrent IO is possible

i.e., Multiple devices can perform IO at the same time



IO  
 P1 - 6  
 P2 - 10  
 P3 - 10

In waiting time we don't consider time for scheduling overhead.

$$WT = TAT - (BT + IOBT + n \cdot S)$$


where n is no of scheduling overheads  
i.e., no of times the process is scheduled.

Schedule length = 19 - 0 = 19

H1/2

PNO	AT	< IO BT IO >	CT	TAT	WT
1	0	2 7 1	44	44	34
2	0	4 14 2	44	44	24
3	0	6 21 3	47	47	17

P1/P2/P3 P1/P2/P3 P1/P2/P3



A process cannot go to IO directly from ready queue. So initially all 3 processes will run on CPU for a negligible amount of time.

(i) Avg TAT =  $\frac{44 + 44 + 47}{3} = \frac{135}{3} = 45$

\* -> Also a process is in block state

while performing IO. So before termination it must come to running state. So finally it can run on CPU for a negligible amount of time

(ii) % of CPU idleness =  $\frac{5}{47} \times 100 = 10.6\%$


Schedule length = 47 - 0 = 47

-> FCFS shows convoy effect. i.e., All other processes wait for one big process to get off the CPU.



Q8

PNO	AT	BT	CT	TAT	WT
1	15	1	16	1	0
2	2	4	11	9	5
3	12	2	14	2	0
4	1	3	4	3	0
5	4	2	7	3	1
6	3	1	5	2	1



Avg TAT =  $\frac{20}{6} = \frac{10}{3}$

Avg WT =  $\frac{7}{6}$


$L = 16 - 1 = 15$

% CPU idleness =  $\frac{2}{15} \times 100$  → (Idleness must be calculated over schedule length)

05/08/20

Q9

PNO	AT	BT	CT	TAT	WT
1	2	2	5	3	1
2	12	1	14	2	1
3	0	3	3	3	0
4	11	2	13	3	1
5	4	4	9	5	1



Shortest Remaining Time First (SRTF) / Pre Emptive SJF

Criteria : BT

Mode : Pre Emptive


Conflict Resolution : Lower Pid

→ Pre Emption of running process is based on availability / arrival of a strictly shorter process

eg:

PNO	AT	BT	CT	TAT	WT
1	0	6.5	15	15	9
2	1	4.3	10	9	5
3	2	2	4	6.2	0
4	3	1	5	2	1
5	4	2	7	3	1


SJF



$$\text{Avg TAT} = \frac{6+4+7+7+14}{5} = \frac{38}{5} = 7.6$$

$$\text{Avg WT} = \frac{0+3+5+5+10}{5} = \frac{23}{5} = 4.6$$

SRTF




$$\text{Avg TAT} = \frac{31}{5} = 6.2$$

$$\text{Avg WT} = \frac{16}{5} = 3.2$$

Q10


PNO	AT	BT	CT	TAT	WT
✓ 1	7	1	8	1	0
✓ 2	5	5	21	16	9
✓ 3	8	2	10	2	0
4	3	8.7	28	25	17
✓ 5	6	3.2	12	6	3
✓ 6	4	6.4	16	12	6



Q11

PNO	AT	BT
1	0	100
2	25	50
3	50	20


SJF



$$\text{Avg TAT} = \frac{100 + 125 + 125}{3} = \frac{350}{3}$$

$$\text{Avg TAT} = 115$$

SRTF



$$\text{Avg TAT} = 86.6$$

NOTE:

$$\text{Avg TAT (SRTF)} \leq \text{Avg TAT (SJF)},$$

under the assumption that  $\rho < 1$



→ No of scheduling overheads are more in SRTF.

Q12) Compute the Avg TAT for the following processes using LRTF scheduling assuming that in case of a conflict b/w processes then favour the process having lower pid always.

sol:

↳ Condition holds while Pre Emption also

PNO	AT	BT	BT
1	0	2	2
2	0	4	4
3	0	8	8



$$\text{Avg TAT} = \frac{12 + 13 + 14}{3} = \frac{39}{3} = 13$$

Performance of SJF:

Advantages:

- optimal algorithm
- Maximum throughput
- Minimum Avg TAT & Avg WT

## Disadvantage

- Causes starvation to longer processes
- One limitation is that SJF is ~~not~~ <sup>not</sup> practically <sup>Time</sup> possible to implement. Its because we can't know the burst time of a process before it executes.
- SJF is used as a benchmark to measure/compare performance of algorithms w.r.to SJF
- However, we can implement SJF with predicted burst times!


## Prediction Techniques of Burst times:

### Static Techniques:

(i) size of process:

If any other process of same size (approx) ran before then based on its BT we predict BT of new process.

(ii) Type of process



Based on type of process we predict a BT for each type.

## Dynamic Prediction Techniques

- we predict only partial Burst time  
i.e., next CPU burst

## Exponential Averaging technique (Aging algorithm):

- 1) Let  $P_i$  be process
- 2) Let  $t_i$  be complete B.T of process
- 3) Let  $\tau_i$  be predicted B.T
- 4) Let  $\tau_{n+1}$  be next predicted ~~last~~ B.T

$$\tau_{n+1} = \alpha t_n + (1-\alpha) \tau_n, \quad 0 \leq \alpha \leq 1$$

The parameter  $\alpha$  controls the relative weight of recent and past history in our prediction

Now

$$\tau_{n+1} = \alpha t_n + (1-\alpha) [\alpha t_{n-1} + (1-\alpha) \tau_{n-1}]$$

$$= \alpha t_n + \alpha(1-\alpha) t_{n-1} + (1-\alpha)^2 \tau_{n-1}$$

$$\tau_{n+1} = \alpha t_n + \alpha(1-\alpha) t_{n-1} + \alpha(1-\alpha)^2 t_{n-2} + (1-\alpha)^3 \tau_{n-2}$$

\* Given the value of  $\alpha$ ,  $\tau_1$  & previous BT's we can find any  $\tau_{n+1}$

→ All the above approach is for a single process and partial bursts of the process.

Q13 Given  $\alpha = 0.5$ ,  $\tau_1 = 10$

compute next CPU BT of the process, if its previous runs ~~burst~~ has BTs of 8, 12, 14, 10.

sol:

$$\tau_5 = \alpha t_4 + \alpha(1-\alpha) t_3 + \alpha(1-\alpha)^2 t_2 + \alpha(1-\alpha)^3 t_1 + (1-\alpha)^4 \tau_1$$

$$= \frac{1}{2}(10) + \left(\frac{1}{2}\right)^2 14 + \left(\frac{1}{2}\right)^3 12 + \left(\frac{1}{2}\right)^4 8 + \left(\frac{1}{2}\right)^4 10$$

$$= 5 + 3.5 + 1.5 + 0.5 + 0.625$$

$$= 11.125$$

#### 4) Highest Response Ratio Next (HRRN):

→ This algorithm not only favours shorter processes but also limits the waiting time of longer process.

Criteria: Response Ratio

$$\text{Response ratio} = \frac{w+s}{s}$$

w = waiting time of the process so far

s = service time (Burst time)

Mode: Non-PreEmptive



→  $\frac{w+s}{s}$  is high when 's' is less and thus favours shorter processes.

→  $\frac{w+s}{s}$  is high when 'w' is high and thus favours longer BT processes which have been waiting till now.


Eg:

PNO	AT	BT
1	0	3
2	2	6
3	4	4
4	6	5
5	8	2

SJF:



HRRN:



Here longer process is favoured and thus starvation is overcome.

at  $t=3$

$$rr_2 = \frac{1+1}{1} = 2$$

$$rr_3 = \frac{0+0}{0} = 0$$

at  $t=9$

$$rr_3 = \frac{5+4}{4} = 9/4 = 2.25$$

$$rr_4 = \frac{3+4}{5} = 8/5 = 1.6$$

$$rr_5 = \frac{1+2}{2} = 3/2 = 1.5$$


at  $t=13$

$$rr_4 = \frac{7+5}{5} = 12/5 = 2.4$$

$$rr_5 = \frac{5+2}{2} = 3.5$$

### 5. Priority Based Scheduling

- \* priority is an attribute of process
- \* Based on type, size of process and resources the process use, the priority is computed.



SJF is a special case of priority based scheduling. In SJF priority is inverse of next CPU burst.

Criteria : Priority

Mode : Non-PreEmptive or PreEmptive

Conflict resolution : lower ~~and~~ Equal priority processes are scheduled in FCFS order.



\* lower priority processes suffers starvation.

Eg:



Priority	PNo	AT	BT
4	1	0	4
6	2	2	5
5	3	3	6
8	4	5	2
12	5	7	3
15	6	10	7

Assuming high number is higher priority

Non PreEmpt





Pre Emptive



One solution from preventing lower-priority processes from starving is aging. Aging involves gradually increasing the priority of processes that have been waiting for long time.

HV/3

- ① P<sub>1</sub> - (1, 4, 7, 10, 13, 16, 19, 22, 25, 28, 31, ...)
- ② P<sub>2</sub> - (1, 8, 15, 22, 29, 36, 43, ...)
- ③ P<sub>3</sub> - (1, 21, 41, ...)



PNO	AT	BT
P <sub>1</sub>	1	2
P <sub>2</sub>	1	4
P <sub>3</sub>	7	1
P <sub>2</sub>	8	2

6) Round Robin Scheduling (PreEmptive FCFS):

\* It is mostly used in (Multi-programmed + Time shared OS)

Criteria:	AT	Time Quantum	Mode:	Pre Emptive
Ready Queue:	FIFO			
Conflict resolution:	lower pid			

→ Running process is preEmpted based on time quantum.  
 \* → Time quantum doesn't include time spent in context-switching, only the time spent for process execution is

Eq:	PNO	AT	BT	CT	TAT	WT
	1	0	4	9	9	5
	2	0	2	4	4	2
	3	0	1	5	5	4
	4	10	3	10	10	7

Time Quantum = 2

P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>1</sub>	P <sub>4</sub>
0	2	4	5	7	9

Avg TAT =  $\frac{28}{4} = 7$


→ Generally Avg. wt is high is RA scheduling.

Q14


PNO	AT	BT
1	0	5
2	1	6
3	3	3
4	4	2
5	7	5

Assume TQ=2 and prepare the gantt chart and find Avg. TAT

Sol.



Even though new process and P<sub>2</sub> both are Ready Q : P<sub>1</sub>, P<sub>2</sub>, P<sub>1</sub>, P<sub>3</sub>, P<sub>4</sub>, P<sub>2</sub>, P<sub>1</sub>, P<sub>5</sub>, P<sub>3</sub>, P<sub>2</sub>, P<sub>5</sub>.  
 P<sub>5</sub>, P<sub>3</sub>, P<sub>2</sub>, P<sub>5</sub>.




Avg TAT =  $\frac{13 + 17 + 13 + 6 + 14}{5} = \frac{63}{5} = 12.6$

Even though we have only P<sub>5</sub> here still Context switch must take place. It is cut Context switch is an interrupt

Q15

PNO	AT	BT
✓ 1	5	8 3 2
✓ 2	12	3 2
✓ 3	2	6 3
✓ 4	10	3
✓ 5	3	7 4 1

RA: P<sub>3</sub>, P<sub>5</sub>, P<sub>1</sub>, P<sub>3</sub>, P<sub>5</sub>, P<sub>4</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>5</sub>, P<sub>1</sub>, P<sub>2</sub>



# Performance of Round Robin:

\* depends on time quantum

Small

- \* More Context Switches (more overhead)
- \* Improves interactivity


Large

- \* Less Context Switching
- \* poor interactive and less response

\* when time quantum is very large, the round robin becomes close FCFS which is poor in responsiveness.


\* so time quantum must not be very large or must not be very small.

(H/4)



(H/5)

Context switch time =  $s$   
TQ =  $q$



$$t = q(n-1) + s(n)$$

$$\Rightarrow q = \frac{t - sn}{n-1}$$

$$q > \frac{t - ns}{n-1}$$

: Every process gets its next turn only after waiting for atleast 't' sec

$$q < \frac{t - ns}{n-1}$$

: Every process is executed atleast once within every interval of t sec.

(Hr/8)

I.  $\beta > \alpha > 0$

Consider a process is scheduled.

Its priority  $\uparrow$  at the rate of  $\beta$

priority of process in RQ  $\uparrow$  at the rate of  $\alpha$

$\therefore \beta > \alpha$ , there is no way that priority of processes in RQ goes higher than priority of running process and hence no preemption.

\* Every new process will have 0 priority which is less than that of previously waiting processes.

\* The more the process waits, the higher the priority is.  $\therefore$

$\therefore$  FCFS

II.  $\alpha < \beta < 0$

Here since they are -ve we decrease the priorities.

The priority of waiting processes are decreased at higher rate than that of process which is running and hence no ready process can preempt running process


However a new process with priority '0' can preempt running process

$\therefore$  Last come first serve, with Preemption.

(Hr/7)

$T_Q = Q$   $S =$  sub process run  $= t$


a)  $Q = \infty$



$Q, S, t+S, t+2S, 2t+2S$


$$Eff(\mu) = \frac{\text{useful work}}{\text{total time}} = \frac{t}{S+t}$$

b)  $q > t$




$$\mu = \frac{S}{S+t} = \frac{t}{S+t}$$

c)  $S < q < t$




$$\therefore \mu = \frac{q}{S+q}$$

d)  $q = S$



$$\mu = \frac{S}{S+S} = \frac{1}{2} \quad \text{i.e., } 50\%$$

e)  $q \approx 0$



$$\mu = \frac{0}{S} = 0$$


## 7. Multilevel Queue Scheduling:

Using single queue, to search a particular type of process it takes time. Also we can use only one scheduling technique.

→ To overcome this problem we use multiple queues.

→ Each queue contain a one category of processes.


→ ~~Since~~ since we have more than one queue, we may use different scheduling algorithms can be used for each queue.



Disadvantage:

Processes in lower level queues (low priority) may suffer starvation.

### 8. Multilevel feedback Queues



generally,  $(t_1 < t_2 < t_3)$

→ All types processes enter RQ1. They will be serviced for time  $t_1$  and if its total BT  $> t_1$  then it is feedback to RQ2. In that way if process for RQ2 are feedback to RQ3 and so on.

Process of RQ2 are scheduled only if RQ1 is empty.

→ The last queue has no TA, since it needs to ensure completion. So FCFS is used at the last queue.

→ we choose  $t_1$  such that avg BT OS processes (high priority), is  $t_1$ , so that all high priority processes finishes their execution at the 1st queue itself.

→ Then ~~the~~  $t_2$  is chosen such that, the ~~next~~ next high priority process (interactive process) BT is  $t_1 + t_2$ .

\* → This algorithm may also have starvation. However this is more interactive than multilevel queue scheduling.

## Process Synchronization:

IPC: Inter Process Communication

IPC mechanisms   
  $\left\{ \begin{array}{l} \text{shared memory} \\ \text{Message Queue} \end{array} \right.$

→ Communication must be synchronized.

08/08/20

Need for Synchronization:

Lack of synchronization leads to following problems:

1. Inconsistency (Incorrectness / wrong results)
2. Loss of data (fast sender & slow receiver)
3. Deadlocks

Types of Synchronization

i) Competition Synchronization:

Two or more processes are said to be in competition synchronization, iff: they compete/contend for accessing a shared variable

Ex: Using a shared variable.

→ Lack of competition synchronization leads to inconsistency & data loss.

(ii) Co-operation Synchronization

Two (more) processes are said to be in co-operative synchronization iff they get affected by each other. i.e., execution of one process affects the other process.


Eg: Producer-Consumer Problems.

→ Lack of co-operation synchronization leads to deadlocks.

→ If processes are not communicating with each other, such processes are said to be independent processes.

Case-Study I : Producer Consumer:

Producer & Consumer are two processes



- Producer produces data & places it in the buffer.
- Consumer consumes the data produced by ~~one~~ producers.
- variable 'in' says index of buffer in which the data has to be placed by ~~the~~ the producer
- variable 'out' says index of buffer from which the consumer consumes that data
- Here the buffer is bounded buffer (fixed size) of size n.
- Life cycle of producer & consumer is infinite.
- ~~Here we assume the buffer is circular buffer.~~

#define N 100 // size of buffer

int buffer[N], count = 0;

void producer(void)

```
{
    int item, in = 0;
    while(1)
```

- a) producer\_item(item)
- b) while(count == N); // Busy waiting
- c) buffer[in] = item;
- d) in = (in + 1) % N; // Circular buffer
- e) count = count + 1;


}

void consumer(void)


```
{
    int itemc, out = 0;
    while(1)
```

- a) while(count == 0); // busy waiting
- b) itemc = buffer[out];
- c) out = (out + 1) % N;
- d) count = count - 1;
- e) process\_item(itemc);

}



Analysis: Framework



At time  $t_1$ :

Assume producer is scheduled

$t_1$ : I<sub>1</sub>;

R<sub>p</sub> [ 5 ]

II;

R<sub>p</sub> [ 4 ]

Assume Producer is preempted now

Count = Count + 1

I. load R<sub>p</sub>, Count

II. Inc R<sub>p</sub>

III. Store Count, R<sub>p</sub>

Count = Count - 1

I. load R<sub>c</sub>, Count

II. Inc R<sub>c</sub>

III. Store Count, R<sub>c</sub>

At time  $t_2$ :

Assume consumer is scheduled

$t_2$ : I<sub>1</sub>;

R<sub>c</sub> [ 5 ]

II;

R<sub>c</sub> [ 4 ]

Now, no matter how the rest of the code is executed the final value in count will be either 4 or 6, but not 5.

This inconsistency and thus the code is incorrect.

→ Here the producer & consumer are in competition synchronization and since they aren't synchronized, it led to inconsistency.

Necessary Conditions for Synchronization problems to arise in IPC Env:

Critical Section: It is the part of program/process where share resources are accessed.

Race Conditions: It is the condition in which two or more process race for accessing critical section.

Preemption: If there is no preemption, then we will not have any problem even if the above two conditions are met.

→ This problem of not having synchronization is called critical section problem.

### Requirements of CS problems:

#### a) Mutual Exclusion:

No two process may be present in their CS at the same time.

#### b) Progress:

No process running outside the critical section should block the other interested processes from entering CS.

#### c) Bounded-waiting:

No process has to wait forever to access its CS when it is interested.

\* If bounded waiting is not ensured, it may lead to starvation.

### Assumptions:

→ Each process spends finite time in CS and come out

→ If a process is in CS, others have to wait.


→ A process is said to leave CS, only if it has executed exit section.

→ Process can get preempted while executing entry section or in CS or exit section or just after coming out of CS.

→ whether preemption happens or not the synchronization mechanism must always satisfy M.E, progress, Bounded waiting.

→ when multiple processes are trying to enter CS, processes may be allowed to enter CS in any order.

# Synchronization Mechanisms (SM)



~~Hope~~

## Response time:

- Each process may be associated with several requests.
- Every request has its own starting <sup>time</sup> and may take some time for completion.
- Time from submission of request to the time it generates its response is known as response-time.
- The point at which response occurs will be specified in the question itself.

(4/1/6)


$n = 10 \langle P_1, P_2, P_3, \dots, P_{10} \rangle$

$P_i : 20 \text{ requests}$


$\delta = 2 \text{ ms} \quad TQ = 20 \text{ ms}$

(i)  $R.T(P_{11})$ :


$RQ = P_1, P_2, \dots, P_{10}$



(ii)



(iii)



$\therefore$  Response time of  $P_{12} = 242 - 32 = 210$

Same is for  $P_{22}, P_{32}, P_{42}, \dots, P_{102}$


$\therefore 210$

09/08/20

### 1. Lock Variable Sync. Mechanism

- Busy Waiting
- Slow Solution.
- Multi process solution.

Ideology:



Code:

```
int lock = 0; // initially no process will be in CS. So lock = 0.
void process(int i)
{
  while(1)
  {
    a) non-CSC;
```

```

    b) while (lock != 0); // busy waiting } Entry section
    c) lock = 1;
    d) < Critical Section >
    e) lock = 0; } Exit section.
  }
}

```

Low level implementation of lock variable:

lock = 0; // global variable

Process segment:

```


a) Non_CS
b) Load Ri, lock
c) Cmp Ri, #0
d) JNZ step b
e) store lock, #1
f) < CS >
g) store lock, #0

```

Labels: busy waiting (points to b, c, d), Entry section (points to b, c, d, e), Exit section (points to g).

Analysis:

i) Mutual Exclusion



$t_i = (P_1) : a; b; c; d;$  CS [ ]  
 ----- PreEmption

$t_j = (P_2) : a; b; c; d; e; f$   $\rightarrow P_2$  is now in CS CS [ P2 ]  
 ----- PreEmption

$t_k = (P_1) : e; f;$   $\rightarrow P_1$  is also in CS CS [ P1, P2 ]

$\therefore$  It fails to guarantee Mutual Exclusion. More than one process in CS.

→ However, if no preemption occurs within entry section (b to e) then HE is guaranteed.

(ii) Progress:

→ Progress is guaranteed.


→ If no process is in CS, then from the code the 'lock' must be '0'. Thus any other process will surely enter the CS if needed.

Hence progress is guaranteed.

(iii) Bounded Waiting:

We say bounded waiting is guaranteed if there is a bound on how many times a process can execute its CS before some other process gets into its CS.

Assume the below scenario for HL implementation



Thus only  $P_1$  may execute forever and there is no bound on how many times  $P_1$  can go into CS before  $P_2$  &  $P_3$  gets their 1st chance.

∴ Bounded waiting is not guaranteed by Lock variable.

∴ For lock variable


Mutual Exclusion	∴ X
Progress	✓
Bounded waiting	X

Also since lock variable has busy waiting, it results in wastage of CPU time.


→ Any synchronization mechanism which has busy waiting wastes CPU time.

H2/1

- a) <Code unrelated to device>
- b) Repeat
- c) until busy = false;
- d) busy = true;
- e) <Code relate to device use> - CS
- f) busy = false;
- g) <Code unrelated to device>



This is nothing but lock variable and hence we can directly say ME is not guaranteed



t<sub>1</sub>: (P<sub>1</sub>): a; b; c;

Here: P<sub>1</sub> see busy is false and is about to execute d

t<sub>2</sub>: (P<sub>2</sub>): a; b; c; d; e; (P<sub>2</sub> in CS) CS P<sub>2</sub>

t<sub>3</sub>: (P<sub>1</sub>): d; e; (P<sub>1</sub> in CS) CS P<sub>1</sub>, P<sub>2</sub>

∴ ME is not guaranteed

also CPU time is wasted in busy waiting

∴ opt e

## 2. Strict Alternation

→ Busy waiting

→ Slow solution


→ 2-process solution

↳ strictly on alternate basis processes take their turn to enter CS.

$P_0 \& P_1 / P_1 \& P_0$


Ideology:

Entry




0:  $P_0$  can enter CS

1:  $P_1$  can enter CS



Exit



### Code

```
int turn = rand(0,1);
```

```
void process_0() {
```

```
    while(1) {
```

```
        {
```

```
            a) non-CS;
```

```
            b) while (turn != 0); // busy wait } Entry section
```

```
            c) <CS>
```

```
            d) turn = 1; } Exit section
```

```
        }
```

```
    }
```

```
}
```

```
void process_1() {
```

```
    while(1) {
```

```
        a) non-CS;
```

```
        b) while (turn != 1);
```

```
        c) <CS>
```

```
        d) turn = 0;
```


```
    }
```

general code for two process P<sub>i</sub>, P<sub>j</sub>:

```

int turn = rand(i, j);
void process (int i)
{
  j = NOT(i);
  while(1)
  {
    a) Non-CS();
    b) while (turn != i);
    c) <cs>
    d) turn = j;
  }
}

```



Analysis:

(i) Mutual Exclusion:

→ If turn = i, no matter where P<sub>i</sub> or P<sub>j</sub> gets preempted, only P<sub>i</sub> can enter CS.

P<sub>i</sub> can enter CS.

Similarly if turn = j, only P<sub>j</sub> can enter CS.

∴ ME is guaranteed by strict alternation.

(ii) Progress:

Assume turn = 0

Assume P<sub>0</sub> is in non-CS and not interested in going to CS.

still P<sub>i</sub> can't go to CS since turn = 0.

so P<sub>0</sub> is blocking P<sub>i</sub> from entering CS.

∴ Progress is not guaranteed by strict alternation.

(iii) Bounded Waiting:

Assume turn is 0 and both P<sub>0</sub>, P<sub>i</sub> are interested in entering CS.

since turn is 0, only P<sub>i</sub> can enter.

After execution of CS of P<sub>i</sub>, turn is set to 1.

- Now even if  $P_0$  is interested in reentering CS, it can't until  $P_1$  finishes.
- which means there is bound on how many times a process can enter CS before other process does. i.e., 1 time.

∴ Bounded waiting is guaranteed by strict alternation.

∴ For strict alternation

ME	✓
Progress	x
BW	✓

(H2/2) The given soln is similar to strict alternation.

∴ progress is violated.

### 3. Peterson's Solution

→ Busy waiting

→ Slow ~~user~~ soln

→ 2-process soln.

\* It is combination of lock variable & strict alternation.

Data Structures used:

```
#define N 2 // no of processes
```

```
#define TRUE 1
```

```
#define FALSE 0
```

```
int flag[N] = {FALSE};
```

```
int turn;
```

→ Each of the two process are associated with one flag variable each. using this processes show their interest of entering CS by setting flag to true.

\* → If both the processes are interested in entering CS, then we resolve this conflict using the variable turn.

\* → Also in that case we let the ~~which ever process sets~~ turn-1st Code: ~~shows the interest~~ to enter the CS first

```

void process (int i);
{
    int j = NOT(i);
    while (1)
    {
        a) non-CS();
        b) flag[i] = TRUE;
        c) turn = i;
        d) while (turn == i && flag[j] == TRUE); // busy waiting
        e) <CS>
        f) flag[i] = FALSE;
    }
}
    
```

Entry section

↓  
says Pj has set turn 1st


↓  
says both are the processes interested in entering CS

If two processes are interested in entering CS, we let whichever processes sets its turn 1st, to enter CS.

we can even have c & d stmts as  
 c) turn = j;  
 d) while (turn == j && flag[j] == T);

Analysis:

Mutual Exclusion:



flag[0] = F T

flag[1] = F T

turn 0 1

t0: (P0) i=0, j=1 : a; b;

t5: (P1) i=1, j=0; a; b; c; d → busy wait

t7: (P0) i=0, j=1; c; d → busy wait

t10: (P1) i=1, j=0 d; e; (P1 enters CS since it is the 1st one to set the turn)

→ This peterson's soln guarantees ME always

### Progress:

whenever a process is not interested in entering CS, then interested process can see it that the flag value of the uninterested process is false and can thus enter CS.

Hence, progress is also guaranteed.

### Bounded Waiting:

In the progress analysis presented in mutual exclusion, consider  $P_i$  finished its execution. Now if  $P_i$  is again interested in entering CS then it sets flag to true and modifies turn value.

However,  $P_0$  will be the first one to modify turn and hence  $P_0$  will enter CS. Hence peterson's soln guarantees bounded waiting.

So for peterson's soln

Mutual exclusion	✓
Progress	✓
Bounded waiting	✓

Thus peterson's soln is one of the correct solutions.

### Limitations:

- (i) Limited to work with only 2-processes.
- (ii) It is busy waiting soln  $\Rightarrow$  wastage of CPU time.

Q16) In peterson's soln, if line 'd' is replace with below line while ( $flag[i] == T$ ); then what would happen?

Ans: There is a possibility for deadlock.

# Synchronization Hardware

a) TSL      b) SWAP

- H/w solns
- busy waiting
- Multiprocess solutions
- These are extensions of lock variable.
- TSL & SWAP are atomic (H/w) instructions.

TSL : Test and Set Lock

a) TSL :

syntax : TSL (&flag);

process when executes TSL, returns current value of lock through variable flag and sets the value of lock through flag, always, to true.

- i) if lock = 0, then TSL returns 0 and sets lock to 1.
- ii) if lock = 1, then TSL return 1 and sets lock to 1.

Implementation of TSL :

```

Boolean TSL (Boolean *flag) // flag points to lock.
{
    int rv;
    atomic execution {
        rv = *flag;
        *flag = TRUE;
        return rv;
    }
}

```

\* TSL is called lock based mechanism.

```
#define FALSE 0
```

```
#define TRUE 1
```

```
Boolean lock = FALSE;
```

```
void process(int i)
```

```
{  
    while (i)  
    {  
        Non-CS();  
        Entry [ while (TSL(&lock)) == TRUE );  
        <CS>  
        Exit [ lock = FALSE;  
    }  
}
```

Analysis:

(i) Mutual Exclusion:

Lock variable doesn't guarantee ME because there is a chance that it could be preempted after while loop in the entry section.

However, TSL has the two instructions of the entry section of lock variable, as an atomic instruction, it guarantees ME.

(ii) Progress:

Lock variable guarantees progress.

So ~~the~~ TSL also does.

(iii) Bounded waiting:

Bounded waiting is not guaranteed.  
(Some explanation like in the case of lock variable)

However for the below implementation of TSL, bounded waiting is guaranteed.

→ Here we have array waiting [n];

• If waiting [i] is true, it means that P<sub>i</sub> is waiting to enter CS.

variable key holds the value of lock   
 key =  $\begin{cases} \text{false (CS is free)} \\ \text{true (CS in use)} \end{cases}$

```
Code:
waiting [i] = {false}; } initial values
lock = false;
```

```
do {
  Entry Section {
    waiting [i] = true; // waiting wants to enter CS
    key = true;
    while (waiting [i] && key) // busy wait.
      key = TSL (&lock);
    waiting [i] = false; // wait is over
  }
  <CS>
```

```
Exit Section {
  j = (i+1) % n;
  while (j != i && waiting [j] != false) // checking if any other process is waiting
    j = (j+1) % n;
  if (j == i) // No process is waiting
    lock = false;
  else
    waiting [j] = false; // Process Pj is waiting
} while (true);
```


Mutual Exclusion; working:

The first process which wants to enter CS will find the lock value to be false and will enter CS.

while the 1st process is in CS, assume we have another process P<sub>2</sub> which wants to enter CS. Now waiting [2] = true and key = true and thus P<sub>2</sub> will busy wait.

→ Assume  $P_3$  has arrived and it also wants to enter CS.


Like  $P_2$ ,  $P_3$  will also busy wait.



→ Once  $P_1$  finishes its CS, it checks if waiting of any other process is true. If no process is waiting then lock is reset.

→ However here we have  $P_2$  waiting i.e.,  $waiting[2] = true$  so  $waiting[2]$  is set to false  $P_1$  and thus  $P_2$  will now enter CS.

→ Assume now  $P_1$  again wants to enter CS. Now  $P_1$  busy waits.



→ Once  $P_2$  finishes its CS, it checks if any other process wants to enter CS (and thus  $waiting[3]$  is set to false and thus  $P_3$  enters CS.

→ And later  $P_1$  enters CS.

→ Here the processes enter CS in the order in which they show the value of  $(i+1, i+2, \dots, n-1, 0, 1, 2, \dots, i-1)$

where  $P_i$  is currently executing CS.

### Mutual Exclusion :

A process  $P_i$  can enter CS only if

$waiting[i] = false$  or  $key = false$

key will be false only if no process is in CS.

$waiting[i]$  will be false, iff some process exists in CS.

Thus ME is guaranteed.

Progress:

If no process is interested in entering CS then value of key will be false.

Thus any interested process can enter CS.

Hence progress is guaranteed.

Bounded waiting:

Assume process  $P_i$  is executing in CS. After  $P_i$  exits CS it gets chance to enter CS again only after processes  $P_{i+1}, P_{i+2}, \dots, P_{n-1}, P_0, P_1, \dots, P_{i-1}$  enter their CS if they are interested.

Thus Bounded waiting is also guaranteed.

∴ For TSL based on the way we implement, the correctness depends.

b) SWAP: (XCHG)

```
void SWAP(Bool *a, Bool *b)
```

```
{
    Bool t;
    t = *a;
    *a = *b;
    *b = t;
}
```

\* SWAP is called lock-key based mechanism.

#define FALSE 0

#define TRUE 1

Bool lock = FALSE;

Void Process (int i)

{

Bool key = FALSE;

while (1)

{

Non-CS C); → key = TRUE;

Entry

{  
SWAP (&lock, &key);

} while (key == TRUE); // busy wait

Exit [ lock = FALSE;

}

### Mutual Exclusion:

→ Every process before entering CS sets key lock to true.

→ If any other process wants to enter CS, it is not allowed until the lock is made false.

∴ ME is guaranteed.

### Progress:

→ If no process is interested in entering CS then lock will be false. Thus any other interested process can enter CS.

∴ Progress is guaranteed.

### Bounded Waiting:

→ The above particular design does not guarantee bounded waiting.

→ However like in the case of TSL we can extend the above implementation to guarantee bounded waiting.

Note:

\* In general for TSL & SWAP

ME	✓
Progress	✓
BW	✓

Note:

- Peterson's Algo and Dekker's algo are correct S/w solns. (2-process)
- TSL & SWAP are correct H/w solns. (Multiprocess)
- All the four of them suffers from busy waiting
- \* → Busy waiting leads to two problems:

- (i) Wasting CPU time.
- (ii) Priority Inversion problem

### Priority Inversion

→ This type of problem occurs if the CPU scheduling algo used is PreEmptive priority based.

→ Assume we have two processes  $P_L$  (low priority) &  $P_H$  (high priority)


Consider initially we have only  $P_L$  in RQ. Let us assume

$P_L$  want to enter CS and it entered. while  $P_L$  is in CS assume

$P_H$  has arrived into RQ. Now  $P_L$  is preEmpted and  $P_H$  is scheduled.

Now  $P_H$  can't enter CS due to synchronization mechanism (Peterson (or) Dekker or TSL or SWAP). Also  $P_H$  can't leave CPU due to scheduling algorithm.

Hence ~~deadlock~~ occurs.  
(livelock)



### Priority Inheritance:

- Priority inheritance is soln for priority inversion problem
- Here  $P_L$  temporarily gains the priority equal to that of  $P_H$  and thus  $P_L$  can be scheduled for CPU and later after the execution of the cs of  $P_L$  its old priority is given back.

10/08/20

### Non-Busy-Waiting / Blocking Mechanisms

we have 3 such mechanisms

#### a) sleep() & wakeup():

→ These are OS primitives

→ Multi-process soln

#### Entry section

if (cs is free) then

else

osSleep();

#### Exit section

if (there is/are blocked processes in queue)

wakeup(& process);

# Producer & Consumer problem using sleep() & wakeup():

```
#define N 100
```

```
int buffer[N], count=0;
```

```
void producer(void)
```

```
{
  int item, in=0;
```

```
  while(1)
```

```
  {
    produce_item(item);
```

```
    if(count == N)
```

```
      sleep();
```

```
    buffer[in] = item;
```

```
    in = (in+1) % N;
```

```
    count = count + 1;
```

```
    if(count == 1)
```

```
      wakeup(consumer);
```

```
  }
}
void consumer(void)
```

```
{
  int item, out=0;
```

```
  while(1)
```

```
  {
    if(count == 0)
      sleep();
```

```
    buffer
```

```
    item = buffer[out];
```

```
    out = (out+1) % N;
```

```
    count = count - 1;
```

```
    if(count == N-1)
```


```
      wakeup(producer);
```

```
  }
}
```

The two processes are in both co-operative synchronization and in competitive synchronization.

The above implementation may lead to deadlock. The below is illustration for that.

Let  $N=3$



Now both the processes are in  $\text{sleep}(L)$  (i.e., blocked)

This is a deadlock (but not livelock).

One soln to avoid this deadlock is using a wakeup bit. Refer Tanenbaum for detailed explanation.

This deadlock has occurred due to incorrect co-operation.

Also implementation has inconsistency due to incorrect competitive synchronization.


## Semaphores

- Non-Busy waiting Mechanism.
- OS resource.
- Multi process soln
- General purpose utility

i.e., it is not only used for solving critical section problem but also used in concurrency mechanisms and in IPC.

→ Semaphore is implemented as an ADT

→ As an ADT, semaphore supports two operations



→ Semaphore operations are atomic (i.e., no preemption)

Formal defn: Semaphore is a variable (ADT) that takes only integer values;

Based on the value that a semaphore takes, it is classified into two types

i) Binary Semaphore (0 or 1)

ii) Counting Semaphore (-∞ to ∞)

→ Since counting semaphore can also take values 0 or 1, any problem that can be solved by binary semaphore can also be solved using counting semaphore

→ However, counting semaphore can also be implemented using binary semaphore.

→ Binary semaphores are also called as mutex locks.

Counting Semaphore:

typedef struct

{ int value;

QueueType L; // consists of list of processes that got blocked while performing 'Down' operation unsuccessfully.

} CSEM;

Strong Semaphore: Semaphore with FIFO Queues  
Weak Semaphore: " without " " " i.e., with some other queue

→ Any semaphore variable must be initialized with a value before we use it.

DOWN(CSEM s)

{

s.value = s.value - 1;

if (s.value < 0) // unsuccessful down

{

put this process's PCD in s-L(Q) & block it (sleep)

}

else


return;

}

Processes  
 → If  $S$ .value = 4, then we can say that 4 operations can perform down operation successfully.

the val of semaphore → those many processes can perform down  
 -ve val of semaphore → the no of blocked processes.

Solving the CS problem: using semaphore



Here we must let only one process to enter CS.

So we must initialize  $S$ .value to 1.



$P_1: D(S);$  S | 0

$P_2: D(S);$  S | -1

$P_3: D(S);$  S | -2

$P_1: <CS>; U(S)$  S | -1

$P_2: <CS>; U(S)$  S | 0

$P_3: <CS>; U(S)$  S | 1

UP(CSEM s)

```

{
  s.value = s.value + 1;
  if (s.value <= 0) // checking if there is any blocked process
  {
    select a process found s.L(Q) & unblock it (wakeup);
  }
  else // no block processes.
    return;
}

```


→ A process may get blocked while performing Down/P operation  
 & never gets blocked while performing up/V operation.

Q17) A counting semaphore is initialized to 5. Then the following operations were completed on it in the given order.

15P; 3V; 18P; 4V; 10P; 5V

The current value of semaphore is \_\_\_\_\_

Sol:



i.e., right now we have 26 blocked processes in the queue

Q18) with some initial value of semaphore, following operations were computed on it.

10P; 4V; 6P; 5V; 15P; 2V

The present value of semaphore is -10. Find initial value of semaphore

Sol:

$$x - 10 + 4 - 6 + 5 - 15 + 2 = -10$$

$$x - 21 = -10$$

$$x = 11$$

∴ initial val of semaphore is 11

A2/4

Let initial value is x

$$\begin{aligned}
 x - 20 + 12 \\
 = x - 8
 \end{aligned}$$

At least one process is blocked

i.e., value of semaphore is  $\leq -1$

$$\begin{aligned}
 \therefore x - 8 \leq -1 &\Rightarrow x \leq 8 - 1 \\
 &\Rightarrow x \leq 7
 \end{aligned}$$

### Binary Semaphore

```

typedef struct {
    enum value {0,1}; // 1 -> CS is free, 0 -> CS is in use
    QueueType L; // list of PCB's that got blocked while performing DOWN unsuccessfully
} BSEM;

```

DOWN(BSEM s)

```

{
    if (s.value == 1) // success
    {
        s.value = 0;
        return;
    }
    else // unsuccessful
    {
        put this process (PCB) in s.L(Q) & Block-it()
    }
}


```

UP(BSEM s)

```

{
    if (s.L(Q) is not empty) // Blocked processes are present
    {
        select a process from s.L(Q) & wakeup();
    }
    else // No blocked processes
        s.value = 1;
}

```



Summary :

~~S=1~~ →

- \*  $S=1 \xrightarrow{\text{DOWN}} \text{successful} \ \& \ S=0$
- \*  $S=0 \xrightarrow{\text{DOWN}} \text{unsuccessful} \ \& \ S=0 \ \& \ \text{process added to Queue.}$
- \*  $S=0 \xrightarrow{\text{UP}} S=0, \text{ if there is a blocked process}$   
 $S=1, \text{ if there is no any blocked processes.}$
- \*  $S=1 \xrightarrow{\text{UP}} S=1$  (This case may not be possible for solving CS problem, but ~~bin~~ semaphore are used for other applications too. So it is possible that UP can be performed even when  $S=1$ )
- \* IF  $S=0$  and the first operation performed on S is VCS.

Now find S after operation VCS)

Sol:

since it is said that VCS) is the first operation, it means that the Queue is empty (if it is not empty, then some process must have performed P(S) and should go to Q. so the Q is empty)

Thus from the code of UP() we can say that S will be initialized to 1.

∴ S=1

11/08/20



### Dekker's Algorithm

```

do
{
  flag[i] = true;
  while (!flag[j])
  {
    if (turn == j)
    {
      flag[i] = false; // temporarily loses interest
      while (turn == j); // busy wait
      flag[i] = true;
    }
  }
  /* Critical Section */
  turn = j;
  flag[i] = false;
} while (true);

```

### Analysis

Here we assume initial value of turn is any of i or j.  
and initial value of both the flags is false.

→ flag indicates the interest of process in entering CS.

### Mutual Exclusion

If both the processes are interested in entering CS, then initially based the value of turn, the process which should enter the CS is decided.

### Progress

If only one process is interested in entering the CS then seeing the flag of other process as 'false', then interested process directly enters CS.


Bounded Waiting:

assume ~~if~~  $P_0, P_1$  ~~are~~ have shown interest, more or less, at the same time.  
 let us say turn is 0 and thus  $P_0$  enters CS. when  $P_0$  executes its exit section turn is set to 1. Now even if  $P_0$  wants to enter CS again immediately,  $P_0$  can't do so cuz the turn is 1.  
 Thus bounded waiting is ensured.


H2/5

- Mutual Exclusion ✓
- Progress ✓
- Bounded waiting ✓

Assume  $P_i$  has entered CS and later  $P_j$  also wants to enter CS.  
 Now  $P_j$  waits on semaphore T



once  $P_i$  finishes CS,  $P_j$  performs up on T and  $S$   
~~up~~  $v(T)$  keeps T as 0 and wakes up  $P_j$   
 where  $v(S)$  finds  $\&$  empty and changes S to 1.



Now if  $P_i$  immediately wants to enter CS, it finds T as 0 and hence ~~sleep~~ waits in  $\&$  ~~up~~ until  $P_j$  wakes it up.

Deadlock: ✓

```

P_i: P(S);
-----
P_j: P(T);
-----
P_i: P(T); --- block
-----
P_j: P(S); --- block
-----
} Deadlock
  
```

In order to remove the deadlock, the order of downs must be same.

```

i.e., Pi:
{
  while(1)
  {
    P(S);
    P(T);
    <cs>
    V(T);
    V(S);
  }
}

Pj:
{
  while(1)
  {
    P(S);
    P(T);
    <cs>
    V(S);
    V(T);
  }
}

```

The order of up doesn't matter cuz up never blocks a process

In the same way if we use n semaphores all must have same order.

H2/6 Bsem S=1 T=0

```

Pi:
{
  while(1)
  {
    P(T);
    print('1');
    print('1');
    V(S);
  }
}

Pj:
{
  while(1)
  {
    P(S);
    print('0');
    print('0');
    V(T);
  }
}

```

What is the O/P stream generated?

Ans: Even if P<sub>i</sub> is scheduled first, it must wait on T.

So P<sub>j</sub> will execute prints first

i.e., 00

P<sub>j</sub> performs up on T

thus not P<sub>i</sub> executes

i.e., 11

⋮

∴ O/P: 00110011....

Also this implementation is similar to strict alternation mechanism

---

This also ME ✓  
 Prog X ✓  
 BW ✓

(H2/7)

Bsem  $m[0..4] = [1]; // \text{array of semaphores}$

$P_i; i = 0..4 // 5 \text{ processes}$

```

{
  while(1)
  {
    P(m[i]);
    P(m[(i+1)%4]);
    <CS>
    V(m[i]);
    V(m[(i+1)%4]);
  }
}

```

$P_0$	$P_1$	$P_2$	$P_3$	$P_4$
$P(m[0]);$	$P(m[1]);$	$P(m[2]);$	$P(m[3]);$	$P(m[4]);$
$P(m[1]);$	$P(m[2]);$	$P(m[3]);$	$P(m[0]);$	$P(m[1]);$

(i) is Mutual exclusion guaranteed?

Assume  $P_0$  &  $P_2$  wants to enter CS.

Since they both perform down on different semaphores

$P_0: P(m[0]); P(m[1]); <CS>$   
 $P_2: P(m[2]); P(m[3]); <CS>$

$\therefore$  ME is not guaranteed.

(ii) What is the maximum number of processes allowed into CS directly?

$P_0$  enters CS 

0	0	1	1	1
---	---	---	---	---


$P_2$  enters CS 

0	0	0	0	1
---	---	---	---	---

Now no other process can enter CS

$\therefore$  Maximum of 2 processes can be in the <CS>

(iii) Does it suffer from deadlock?



Here deadlock occurs when every process executes only the first down operation successfully.

(H2/8)

Bsem  $S=1, T=0, Z=0$

$P_{i_1}$ $\{$ while(1) $\{$ $P(S);$ $printf(*);$ $V(T);$ $V(Z);$ $\}$ $\}$	$P_{j_1}$ $\{$ $P(T);$ $V(S);$ $\}$	$P_{k_1}$ $\{$ $P(Z);$ $V(S);$ $\}$
--	---	---

(i) What is the maximum no of \* that can be printed.

$$P_i: P(S); \text{print}(*); V(T);$$


---


$$P_j: P(T); V(S);$$


---


$$P_i: P(S); \text{print}(*); V(T); V(Z);$$


---


$$P_k: P(Z); V(S);$$


---


$$P_i: P(S); \text{print}(*); V(T); V(Z);$$

only  $P_i$  is in infinite loop but not  $P_k$  &  $P_j$

(ii) what is the minimum no of \* that can be printed.

$$P_i: P(S); \text{print}(*); V(T); V(Z);$$


---


$$P_j: P(T); V(S);$$


---


$$P_k: P(Z); V(S);$$


---


$$P_i: P(S); \text{print}(*); V(T); V(Z);$$

$\therefore$  minimum of 2 processes

Q19

Let  $P_1 \dots P_{10}$  processes

BSEM mutex = 1;

Process (i)  $i = 1 \dots 9$

```

{
  while(1);
  {
    P(mutex);
    <CS>
    V(mutex);
  }
}

```

Process (j)  $j = 10$

```

{
  V(mutex);
  <CS>
  V(mutex);
}

```

Q1) Does this mechanism guarantee mutual exclusion?

Sol:

$P_1: P(mutex); <CS>$      mutex 10

$P_{10}: V(mutex);$      mutex 0  
<CS>

$P_1$  &  $P_{10}$  can be in <CS>

$\therefore$  ME is not guaranteed.

Q2) what is max no of processes that can be in CS?

$P_1: P(mutex); <CS>$

$P_2: P(mutex); \rightarrow$  waits in Q

$P_{10}: V(mutex); \rightarrow$  ~~add~~ remove  $P_2$  from Q and  
<CS>     allows it to enter CS

$P_2: <CS>$

$\therefore P_1, P_2, P_{10}$  can be in CS at the same time  
 $\therefore 3$

Even if  $P_{10}$  comes out only one process can enter CS in its place.

## II. Classical IPC Problems: Semaphore based Implementation (Applications of semaphores)

### a) Producer-Consumer problem:

Here buffer should be treated as Critical section.

```
#define N 100
```

```
int buffer[N];
```

```
sem_t empty = N; // No of empty slots in buffer
```

```
sem_t full = 0; // No of filled slots in the buffer
```

```
sem_t mutex = 1; // used by producer & consumer to access the CS
```

```
void Producer(void)
```

```
{
    int item, in = 0;
```

```
while(1)
```

```
{
```

```
    a) Produce_item(item);
```

```
    b) DOWN(empty);
```

```
    c) DOWN(mutex);
```

```
    d) buffer[in] = item;
```

```
    e) in = (in + 1) % N;
```

```
    f) UP(mutex);
```

```
    g) UP(full);
```

```
    }
```

```
void Consumer(void)
```

```
{
    int itemc, out = 0;
```

```
while(1)
```

```
{
```

```
    a) DOWN(full);
```

```
    b) DOWN(mutex);
```

```
    c) itemc = buffer[out];
```

```
    d) out = (out + 1) % N;
```


```
    e) UP(mutex);
```

```
    f) UP(empty);
```

```
    g) consume_item(itemc);
```

```
}
```

Co-operation b/w the processes



Competitive synchronization.

→ If we change the order of DOWN operations as shown below,

Prod

DOWN(Empty);

DOWN(mutex);

Consumer

DOWN(mutex);

DOWN(full);

Consider below situation where

empty = N, full = 0, mutex = 1

Prod

ⓐ: P(mutex)

mutex  $\rightarrow$  0

P(full); Blocked

ⓑ: P(empty);

empty  $\rightarrow$  0

P(mutex); Blocked

→ Deadlock.

→ Even if the order is below one still we will have deadlock

P:  
P(empty)  
DOWN(mu)

P:  
P(mutex)  
P(empty)

C:  
P(mutex)  
P(full)

Assume empty = 0, full = N, mutex = 1

ⓐ: P(mutex); P(empty) → blocked

ⓑ: P(mutex); → blocked

→ deadlock

b) Readers - Writers Problem:



Here we have n readers and m writers accessing records. (n > 1 & m > 1)

DB is critical section:

(i) First Reader-Writer:

→ Readers get prioritized

t<sub>0</sub>: if we have only one reader or one writer then it is allowed.

if we have both reader & writer then any of them may be allowed.

t<sub>1</sub>: if r<sub>1</sub> is allowed, then w<sub>1</sub> waits.

if w<sub>1</sub> is allowed, then r<sub>1</sub> waits.

t<sub>2</sub>: Assume r<sub>1</sub> is allowed

now if r<sub>2</sub> enters then r<sub>2</sub> can also be allowed.

t<sub>3</sub>: r<sub>3</sub> comes : allowed

i.e., Multiple readers can exist in DB;

i.e., prioritizing readers over writers.

\* So writers suffer starvation.

(ii) First Writer-Reader / Second Reader-Writer:

→ writers are prioritized

Case (i):  
t<sub>0</sub>: r<sub>1</sub> / w<sub>1</sub> ⇒ allowed

r<sub>1</sub> & w<sub>1</sub> ⇒ allowed w<sub>1</sub> and r<sub>1</sub> waits

w<sub>1</sub> DB

t<sub>1</sub>: w<sub>2</sub>; r<sub>2</sub>; w<sub>3</sub>; r<sub>3</sub> ..... all are blocked

Case (ii)


t<sub>0</sub>: r<sub>1</sub> comes : allow

t<sub>1</sub>: r<sub>2</sub> comes : allow

t<sub>2</sub>: r<sub>3</sub> comes : allow

t<sub>3</sub>: w<sub>1</sub> x : w<sub>1</sub> waits

t<sub>4</sub>: r<sub>4</sub> x : NOT allowed // to prevent w<sub>1</sub> from starvation.



This waiting of r<sub>w</sub> for readers w<sub>i</sub> not to starve is called principle of starvation-transition or principle of turnstile

→ Here we limit starvation to writers.

Implementation of first reader-writer using Semaphores:

```

int rc=0; // no. of readers currently accessing database
BSEM mutex = 1; // used by readers to update rc
BSEM db = 1; // used by readers & writers to access DB as CS

```

Here we have multiple critical sections

void writer(void)

```

{
  while(1)
  {
    DOWN(db); // writer doesn't need to bother abt how many
               <WRITE-DB> readers are present. All that it needs to see
               UP(db); is if the database is free or not.
  }
}

```

void ~~read~~ reader(void)

```

{
  while(1)
  {
    a) DOWN(mutex);
    b) rc = rc + 1;
    c) if (rc == 1) // If this is the 1st reader then it has to lock
                   the database. If it is not, then it can straight
                   away enter CS and access database.
    d) DOWN(db);
    e) UP(mutex);
    f) <READ-DB>
    g) DOWN(mutex);
    h) rc = rc - 1;
    i) if (rc == 0) // The last reader has to release database.
    j) UP(db);
    k) UP(mutex);
  }
}


```

→ If the 1st read is block here then all the other readers will block at (c) trying to perform down on mutex.

→ Allowing other readers to ~~access~~ perform DOWN on mutex and thus access DB

Dining Philosophers Problem:

(H2/9)



$C = C + 1$  when  $C \leq C - 1$

- a) Load  $R_0, C$
- b) Inc  $R_0$
- c) Store  $C, R_0$
- a) Load  $R_0, C$
- b) dec  $R_0$
- c) Store  $C, R_0$

Minimum

- $P_k: a; b; c; \quad C \boxed{-1}$

---

- $P_L: a; b; \quad C \boxed{-1} \quad R_L \boxed{-2}$

---

- $P_i: a; b; c; \quad C \boxed{0}$

---

- $P_j: a; b; c; \quad C \boxed{1}$

---

- $P_L: c; \quad C \boxed{-2}$

$\therefore -2$  is minimum

Maximum :

- $P_i: a; b; c \quad C \boxed{1}$

---

- $P_j: a; b; \quad C \boxed{1} \quad R_j \boxed{2}$

---

- $P_k: a; b; c; \quad C \boxed{0}$

---

- $P_L: a; b; c; \quad C \boxed{-1}$

---

- $P_j: c; \quad C \boxed{2}$

# Implementation of 2nd reader-writer using Semaphores

```

BSEM mutex=1;
int wc=0;
BSEM a=1;
int rc=0;
BSEM b=1;
BSEM db=0;
void writer(void)

```

```

{
while(1)
{
DOWN(a);
wc=wc+1;
if(wc==1)
DOWN(b);
UP(a);

DOWN(db)
<WRITE-DB>
UP(db)


DOWN(a);
wc=wc-1;
if(wc==0)
UP(b);
UP(a);
}
}

```

```

void reader(void)
{
while(1)
{
DOWN(b);
DOWN(mutex);
rc=rc+1;
if(rc==1)
DOWN(db);
UP(mutex);
UP(b);
<READ-DB>
DOWN(mutex);
rc=rc-1;
if(rc==0)
UP(db);
UP(mutex);
}
}

```




13/08/20

## c) Dining Philosophers Problem:

→ N = Philosophers (P<sub>0</sub>...P<sub>4</sub>, N=5)

are given a research problem




P - philosopher (process)  
f - fork

#define N 5

```

void philosopher (int i)
{
    while(1)
    {
        a) think(i);
        b) take_fork(i); // right fork
           take_fork(i+1); // left fork
        c) take_fork((i+1)%N); // left fork
        d) eat(i);
        e) put_fork(i);
        f) put_fork((i+1)%N);
    }
}
    
```

IF all philosophers are hungry at the same time then deadlock may occur



14/08/20


→ The max no. of philosophers that can be in eating state at a given point of time.

Solution for deadlock in dining philosophers problem:-

Semaphore based

Solution (Pg: 48 Ace material)

\* we consider fork as CS



Non-Semaphore based

Solution

\* If we have an additional fork then deadlock never happens.

\* out of N philosophers

(N-1) takes left fork first and then right.

1 takes right fork first and then left

\* One more non-semaphore soln is that all even numbered philosophers take ~~even~~ left fork first and all odd numbered philosophers take right fork first.

This soln also guarantees maximum concurrency

i.e., if all the philosophers wants to eat at the same time 2 (max) will be given chance.

But in their 2nd soln only 1 may get chance in certain situations.


d) Sleeping Barber Problem:

(Refer in Tanenbaum or volume 1)


e) Cigarette - Smokers:


(Refer in Galvin (exercise problem))

Concurrency Mechanisms:



Precedence graph:





- $S_1$  is started 1st
- $S_2$  &  $S_3$  may run concurrently
- If  $S_2$  finishes its execution, then  $S_3$  &  $S_4$  also may run concurrently
- $S_5, S_6, S_3$  can also run concurrently
- $S_7$  must start its execution only after  $S_3, S_5, S_6$  finishes their execution.

### Types of Concurrency

#### Physical Concurrency

- Real Concurrency
- Multi Processor system
- Multicore architecture

#### Pseudo Concurrency

- single CPU system
- Pre Emptive executions

### Concurrency Conditions

- \* → two stmts  $S_i$  &  $S_j$  are said to concurrent if
- if o/p one stmt not i/p of next statement



Ex:  $a = b + c$  |  $a = b + c$   
 $d = k * f$  |  $d = b * c$   
 are concurrent

$$\begin{array}{l|l} a=b+c & a=b+c \\ d=a+k & a=k*m \end{array}$$

are not concurrent

### Bernsteins Concurrency Conditions

for every stmt S we have two sets.



If we have two stmts  $S_i$  &  $S_j$  then

- I.  $R(S_i) \cap W(S_j) = \emptyset$
- II.  $R(S_j) \cap W(S_i) = \emptyset$
- III.  $W(S_i) \cap W(S_j) = \emptyset$

Above 3 conditions ~~must~~ must hold for any two stmts for them to execute concurrent.

### Mechanisms

a) Parbegin- Parend / Cobegin- Coend:


Par: parallel

Co: Concurrent


```

begin
  S1;
  S2;
  S3;
end

```



S0;  
 Parbegin (cobegin)  
 S1;  
 S2;  
 S3;  
 Parend (coend)  
 S4



Eg: S0; S1;

Parbegin

begin S2; S3; end;

begin S4; S5; S6; end;

S7;

S8;

S9;


begin S10; S11; end

S12;


Parend

S13;

Precedence graph:



Eg: Implement below graph using parbegin & parend.



Q19


```

S1;
Parbegin
begin
S2;
S4;
Parbegin
S5;
S6;
parend
end
S3;
parend
S7;
    
```



Q20

Implement below graph using parbegin & parend



Sol

```

S1;
Parbegin
    
```

→ This graph is not implementable with ~~parend~~ parbegin & parend

→ It is because of multilevel dependency of the graph

i.e., S6 depends on S4 & S5 which at different levels.

```

S1;
parbegin
begin S2; S4; end
S3;
parend
parbegin
S5;
S6;
parend
S7;
end
    
```

The above code is wrong implementation cuz it say S5 also depends on S3 cuz S5 & S3 can run in parallel

# Concurrency mechanisms with semaphores



We have seen that this graph is not implementable using `parbegin` & `parend` in  $\mathbb{R}20$

so we use semaphores to implement it.

BSEM  $a, b, c, d, e, f, g = \{0\}$ ;

`Parbegin`

`begin s1; v(a); v(b); end`

`begin P(a); s2; s4; v(c); v(d); end`

`begin P(b); s3; v(e); end`


`begin P(c); s5; v(f);`

`begin P(d); P(e); s6; v(g);`

`begin P(f); P(g); s7; end;`

`Parend`

$\mathbb{H}2/12$



Min no of semaphore req to implement above graph  $\geq 3$

BSEM  $a, b, c, d, e = \{0\}$ ;

`s1;`  
`Parbegin`

`begin s2; s4; v(a); v(b); end;`

`begin s3; v(c); end;`

`begin P(a); s5; v(d); end;`

`begin P(b); P(c); s6; v(e); end;`

`parend`

`s7;`

1. A B C D E ✓

2. D E A B C ✓

3. A D B E C ✓  
↑ ↑ ↑

4. A E B D C

E → D

∴ not possible

5. D C E B A

C → B

∴ not possible

H2/13

begin <sup>①</sup> x=1; <sup>②</sup> y=y+x; end

begin y=2; x=x+3; end  
<sup>③</sup> <sup>④</sup>

1 2 3 4  
 3 4 1 2  
 1 3 4 2  
 3 1 2 4  
 1 3 2 4  
 3 1 4 2

I) x=1 y=2

x=1 is possible only

if order is

~~x=x+3~~  
 ↓  
 x=1

∴ y=2  
 x=x+3  
 x=1  
 y=y+x

∴ x=1 y=3

II) x=1 y=3

∴ II is true

III) for y to be 6

③ y=2;

① x=1;

④ x=x+3;

② y=y+x;

x=4; y=6

∴ III is possible

(or) 1 3 4 2 also valid

H2/14

For the same question if no semaphore are used what could be the possible o/p?

I.  $x=x+1$   
 $x=y+1$  } ①

II.  $x=y+1$   
 $x=x+1$  } ②

III.  $\frac{\text{Load R, x}}{\text{Inc R}} \quad R \boxed{1}$   
 $\frac{x=y+1}{\text{store x, R}} \quad x \boxed{2}$   
 $x \boxed{1}$  } ①

$x=x+1$   
 Load R, x  
 Inc R  
 store x, R

Parbegin

```

C1 [ begin
    P(mx);
    x = x + 1;
    V(mx);
    end

```

```

C2 [ begin
    P(mx);
    x = y + 1;
    V(mx);
    end


```

Parend

Here one  $C_1$  is in <sup>the</sup> middle of its execution and get preEmpted,  $C_2$  must wait on  $mx$ .

However we ~~can~~ can't guarantee whether  $C_1$  executes first or  $C_2$  executes first.

∴ possible o/p: 21, 22



~~Parbegin~~

Consider below program

Parbegin

```

begin
    P(mx);
    x = x + 1;
    V(mx);
end

```

```

begin
    P(my);
    x = y + 1;
    V(my);
end

```

Parend

Now

possible o/p: 1, 21, 22

Consider below program

BSEM  $mx = 0$ ;  $my = 1$ ;

Parbegin

```

begin
    P(mx);
    x = x + 1;
    V(my);
end

```

```

begin
    P(my);
    x = y + 1;
    V(mx);
end

```

end

Parend

Possible value of  $x$ : 22

12/15

- 1.  $C = B - 1$  ;
- 2.  $B = 2 * C$  ;
- 3.  $D = 2 * B$  ;
- 4.  $B = D - 1$  ;

what can be possible no of ~~value~~ for distinct values of B?

~~No matter to in which~~

- 1 - 2 - 3 - 4  $\Rightarrow C=1, B=2, D=4, B=3$
- 1 - 3 - 2 - 4  $\Rightarrow C=1, D=4, B=2, B=3$
- 3 - 4 - 1 - 2  $\Rightarrow D=4, B=3, C=2, B=4$
- 3 - 1 - 4 - 2  $\Rightarrow D=4, C=1, B=3, B=2$

$\therefore$  3 distinct value


### b) Fork-Join Concurrency Construct:

Syntax & usage of fork:

```

Si;
fork L;
Sj;
...
L: Sk;

```



join:

Join count;

S<sub>l</sub>;

(count contains no of ~~stated~~ concurrent flows that are being joined. Here count=2)

→ join (int count)

```

{
  count = count - 1;
  if (count != 0) // only when count = 0 we execute Sl
    exit;
  when count = 0, the stmt next to the join is
  executed i.e., Sl
}

```


→ Now the resultant program is

```

count = 2;
Si;
fork L;
Sj;
goto X;
L: Sk;
X: join count;
Sl;

```

Q21) Write a program using fork & join to implement below precedence graph.



```

S1;
fork L1;
S2;
fork L2;
S5;
L1: goto X1;
L2: S6;
X1: join #2
  
```

to all 2 nodes then  
wait for them to return  
not a join; join in left  
(S-1)

Count = 3


```

S1;
fork L;
S2;
S4;
fork X;
S5;
goto Z;
L: S3;
goto Z;
X: S6;
goto Z;
Z: Join count
S7;
  
```

→ Any graph is implementable with fork & join, but not with parbegin & parend.

However any graph is implementable if we use semaphores along with parbegin & parend.

H2/17




Join N  
S3; ∴ S3 must be joined by 2 stmts

S5; ∴ S5 must be joined by 2 stmts


H2/11

v(mutex)  
 v(mutex)  
 R := 0 || W := 1


~~Find minimum possible value of count.~~



Also here max value possible = 10



Q22 write a program using fork & join to implement below precedence graph.



sol:

```

C1 = 2;
C2 = 2;
S1;
fork L1;
S2;
S4;
fork L2;
S5;
goto x;

L1: S3
    goto L2;


L2: Join C1 C1
    S6;
    goto x;

x: Join C2
    S7;

```

## Deadlocks:


Two or more processes are said to be in deadlock iff they wait for happening of an event which would never happen.



- Deadlock decreases resource utilization drastically.
- Also throughput is decreased by cut of deadlocks.

### System Model

- we assume system has n-processes
- we assume no of resources are finite (resource may be H/w or S/w)








# Resource Allocation Graph (RAG)

\* Mechanism to represent the system (OS)

$$G = (V, E)$$




\* RAG is a multigraph.



Cycle:  $P_1 - R_1 - P_2 - R_2 - P_3 - R_3 - P_1 \Rightarrow$  Deadlock

Ex 3:



cycle:  $P_1 - S_1 - P_2 - S_2 - P_1$

Even though we have a cycle, we don't have a deadlock.

From the above examples we say

- \* \* Every deadlock has a cycle, but every cycle need not to be a deadlock.
- \* \* However, if all the instances are single instance type, then cycle is both necessary & sufficient condition for deadlock.

single instance resources  $\rightarrow$  (cycle  $\leftrightarrow$  Deadlock)

### Deadlock handling Strategies

Strategies

**Proactive**  
(Deadlocks are not allowed to occur)

**Reactive**  
(Deadlocks are let to occur and handle after the occurrence)

Ex: Prevention  
Avoidance

Ex: Detection & Recovery  
Ignorance.

#### 1. Ignorance:

- $\rightarrow$  This is also known as ostrich algorithm.
- $\rightarrow$  No strategy is used, we just ignore deadlocks.

## 2.) Deadlock Avoidance (Banker's Algorithm)

Here we use two sub-algorithms

(i) Safety Algorithm

(ii) Resource-Request Algorithm

System state:



Not all unsafe states are Deadlocks.

It is just that an unsafe state may lead to deadlock

→ The basic objective of Banker's Algo is to operate the system in safe state.

→ Safety algo is used to check whether the system is in the safe state or not.

Data structures (for Banker's Algo)

→  $n$ : processes ( $P_1 \dots P_n$ )

→  $m$ : Resources ( $R_1 \dots R_m$ )

→  $Maximum[1 \dots n, 1 \dots m]_{n \times m}$  (2D array)

•  $Max[i, j] = k$  means that

$P_i$  is requesting a maximum of  $k$  copies of resource  $j$  throughout its lifetime.

i.e., A priori Demand

$P_i \xrightarrow{\text{req}} k(R_j)$

Every process has to tell how many instances of each resource it would need

→  $Allocation[1 \dots n, 1 \dots m]_{n \times m}$

$Alloc[i, j] = a$

$P_i \xleftarrow{\text{alloc}} a(R_j)$

$\Rightarrow (a \leq k) \quad (Alloc[i, j] \leq Max[i, j])$

→ Need [1...n, 1...m] n x m

need [i,j] = b

P<sub>i</sub> → need b(R<sub>j</sub>)

\* Need [i,j] = Max [i,j] - Alloc [i,j]

→ Request [1...n, 1...m] n x m

Req [i,j] = c

P<sub>i</sub> → req c(R<sub>j</sub>) at some time 't'

\* Req [i,j] ≤ Need [i,j]

once req is at processes, allocation & need are modified accordingly

→ Total [1...m]

total [j] = 'z';

i.e., R<sub>j</sub> has a total of 'z' instances.

→ Available [1...m]

avail [j] = y;

i.e., there are 'y' copies of R<sub>j</sub> available at a given time.

\* avail [j] ≤ total [j]

Safety Algorithm

Say no of process, n=5; <P<sub>1</sub>, P<sub>2</sub>, ... P<sub>5</sub>>

m=1, R

total R=21

	$\frac{\text{Max}}{R}$	$\frac{\text{Alloc}}{R}$	$\frac{\text{Need}}{R}$	<del>Avail</del>
P <sub>1</sub>	10	5	5	
P <sub>2</sub>	6	3	3	
P <sub>3</sub>	3	1	2	
P <sub>4</sub>	8	5	3	
P <sub>5</sub>	12	6	6	

$$\text{Avail} = \text{total} - \sum_{i=1}^n \text{Alloc}_i \text{ @ } t$$

$$\text{Avail} = 21 - 20 = 1$$

→ System is said to be in safe state iff need of resources can be satisfied with available resources in some order.

So, the above state of the system is unsafe.

Now for the same above data set assume  $R = 22$ .

$$\text{Avail} = 22 - 20 = 2$$

Now we can satisfy the need of P<sub>3</sub>

once P<sub>3</sub> finishes its execution

avail = 1 + 2 = 3

$$P_4: \text{avail} = 3 + 5 = 8$$

$$P_2: \text{avail} = 8 + 3 = 11$$

$$P_1: \text{avail} = 11 + 5 = 16$$

$$P_5: \text{avail} = 16 + 6 = 22$$

$\langle P_3, P_4, P_2, P_1, P_5 \rangle$

this one of the possible

order of execution.

Hence we can say the system is in safe state

$P_3, P_4, P_2, P_1, P_5$  is called safe sequence.

Q23

$n=5 \langle P_0 \dots P_4 \rangle$

$m=3 \langle A, B, C \rangle = \langle 10, 5, 7 \rangle$  (total)

P <sub>i</sub>	Max			Alloc			Need		
	A	B	C	A	B	C	A	B	C
P <sub>0</sub>	7	5	3	0	1	0	7	4	3
P <sub>1</sub>	3	2	2	2	0	0	1	2	2
P <sub>2</sub>	9	0	2	3	0	2	6	0	0
P <sub>3</sub>	2	2	2	2	1	1	0	1	1
P <sub>4</sub>	4	3	3	0	0	2	4	3	1

total alloc: 7 2 5

Find whether the system is the safe state or not.

Sol:

total =  $\langle 10, 5, 7 \rangle$

Avail =  $\langle 3, 3, 2 \rangle$

P<sub>4</sub>: avail =  $\langle 3, 3, 2 \rangle$

P<sub>3</sub>: avail =  $\langle 3, 3, 2 \rangle$

P<sub>3</sub>: avail =  $\langle 3, 4, 3 \rangle$

P<sub>1</sub>: avail =  $\langle 3, 4, 3 \rangle$

P<sub>3</sub>: avail =  $\langle 5, 4, 3 \rangle$

P<sub>1</sub>: avail =  $\langle 7, 4, 3 \rangle$

P<sub>0</sub>: avail =  $\langle 7, 5, 3 \rangle$

P<sub>2</sub>: avail =  $\langle 10, 5, 5 \rangle$

P<sub>4</sub>: avail =  $\langle 10, 5, 7 \rangle$

P<sub>3</sub>, P<sub>1</sub>, P<sub>0</sub>, P<sub>2</sub>, P<sub>4</sub> is a safe sequence and hence the system is in the safe state.

Now at time 't<sub>0</sub>' the system is in the safe state.

Say at time  $t_i$   $P_i$  is schedule and now let us say it requests  $\langle 1, 0, 2 \rangle$

$$t_i: (P_i) \rightarrow \langle 1, 0, 2 \rangle = \text{Req}_i$$

### Resource Request Algorithm

(grant the  $\text{req}_i$  iff the resulting state is safe)

Algo Res-req ( $P_i, \text{Req}_i, \text{Alloc}_i, \text{Need}_i, \text{Avail}$ )

{

1.  $\text{Req}_i \leq \text{Need}_i$

2.  $\text{Req}_i \leq \text{Avail}$

3. (Assume we satisfied  $\text{req}_i$ )

a)  $\text{Avail} = \text{Avail} - \text{req}_i$

b)  $\text{need}_i = \text{need}_i - \text{req}_i$

c)  $\text{alloc}_i = \text{alloc}_i + \text{req}_i$

} System state is changed

4. Run safety algorithm

5. If system is safe then grant  $\text{req}_i$

else deny  $\text{req}_i$  & block the process  $P_i$

}

Assume the system state is

	Max			Alloc			Need		
	A	B	C	A	B	C	A	B	C
$P_0$	7	5	3	0	1	0	7	4	3
$P_1$	3	2	2	3	0	0	0	2	0
$P_2$	9	0	2	3	0	2	6	0	0
$P_3$	2	2	2	2	1	1	0	1	1
$P_4$	4	3	3	0	0	2	4	3	1

avail :  $\langle 2, 3, 0 \rangle$

$P_1$ : avail :  $\langle 5, 3, 2 \rangle$

$P_3$ : avail :  $\langle 7, 4, 3 \rangle$

$P_0$ : avail :  $\langle 7, 5, 3 \rangle$

$P_2$ : avail :  $\langle 10, 5, 5 \rangle$

$P_4$ :  $\langle 10, 5, 7 \rangle$

The state of the system is safe

Hence the request  $\langle 1, 0, 2 \rangle$  to  $P_1$  can be granted.

Assume at time  $t_3$   $P_4$  has requested  $\langle 3, 3, 0 \rangle$

$t_3: P_4 \rightarrow \langle 3, 3, 0 \rangle$

avail :  $\langle 2, 3, 0 \rangle$

req<sub>4</sub> :  $\langle 3, 3, 0 \rangle$

avail < req

$\therefore$  not granted

Now  $P_4$  is blocked

Assume at time  $t_5$   $P_0$  requests  $\langle 0, 2, 0 \rangle$

$t_5: P_0 \rightarrow \langle 0, 2, 0 \rangle$

The system would be as shown below the req was granted

	Max			Alloc			Need		
	A	B	C	A	B	C	A	B	C
$P_0$	7	5	3	0	3	0	7	2	3
$P_1$	3	2	2	3	0	2	0	2	0
$P_2$	9	0	2	3	0	2	6	0	0
$P_3$	2	2	2	2	1	1	0	1	1
$P_4$	4	3	3	0	0	2	4	3	1

avail :  $\langle 2, 1, 0 \rangle$

From this avail no processes' need can be satisfied.  
i.e., unsafe state.

$\therefore$  the request can't be granted

So  $P_0$  is blocked


Also we go to the previous state.

### 3. Deadlock Detection & Recovery


#### a) Deadlock Detection algorithms

(i) Detection with single resource instances.

Consider system as shown below, at time  $t_3$



Now we derive wait for graph from RAG  
wait-for graph =



Now, we run a cycle detection algorithm on wait-for graph

Here  $\langle P_1 - P_2 - P_3 - P_4 - P_1 \rangle$  is a cycle.

Since this is a single instance resource type,

Cycle  $\Leftrightarrow$  deadlock

$\therefore$  Deadlock is formed.

(ii) Deadlock Detection with multi-instance resources

$n=5; \langle P_0 \dots P_4 \rangle; m=3; \langle A, B, C \rangle = \langle 7, 2, 6 \rangle$

At time to:

	Alloc			Req		
	A	B	C	A	B	C
$P_0$	0	1	0	0	0	0
$P_1$	2	0	0	2	0	2
$P_2$	3	0	3	0	0	0
$P_3$	2	1	1	1	0	0
$P_4$	0	0	2	0	0	2

Now, Avail =  $\langle 0, 0, 0 \rangle$

Here at time to:

$P_0, P_2$  are unblocked  
 $P_1, P_3, P_4$  are blocked

System is said to have no deadlock (safestate) iff all processes are satisfied with available resources

- to  ~~$P_0$~~ ,  $P_0$ : avail :  $\langle 0, 1, 0 \rangle$
- $P_2$ : avail :  $\langle 3, 1, 3 \rangle$
- $P_3$ : avail :  $\langle 5, 2, 4 \rangle$
- $P_4$ : avail :  $\langle 5, 2, 6 \rangle$
- $P_1$ : avail :  $\langle 7, 2, 6 \rangle$

$\therefore$  The state is safe

Hence no deadlock.

$\rightarrow$  Assume at time  $t_1$ :  $P_2$  made a request

$P_2 \rightarrow \langle 0, 0, 1 \rangle$

P	Alloc		Req	
	A	B C	A	B C
P <sub>0</sub>	0	1 0	0	0 0
P <sub>1</sub>	2	0 0	2	0 2
P <sub>2</sub>	3	0 3	0	0 1
P <sub>3</sub>	2	1 1	1	0 0
P <sub>4</sub>	0	0 2	0	0 2

avail: <0,0,0>

P<sub>0</sub>: avail: <0,1,0>

No other reqs can be satisfied

∴ P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>, P<sub>4</sub> are in deadlock.

∴ P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>, P<sub>4</sub> must be recovered from deadlock.

### Recovery strategies:

Process termination  
(Abortion)

Resource Preemption

kill-all

- All killed processes are restarted
- No need to

(advantage) apply detection algorithm again

(dis-advantage) → Important processes may also get killed i.e., processes whose execution is abt to end

kill-one @time

- we kill processes one by one until deadlock is gone

→ After killing every process (dis-advantage) deadlock detection has to be done

→ May be important processes may get spared (advantage)

### Resource PreEmption:

→ we take away latest held resources from ~~process~~ processes and check if the deadlock is gone.

In this way we preEmpt resources until the deadlock is gone.

→ One advantage here is we don't need to restart the process.

→ Disadvantages:

\* Detection algorithm has to be run again & again.

\* Also when we preEmpt a resource we must rollback the execution of process to the time before it held the resource. This is an overhead.

\*

\* Both process termination & resource preEmption may suffer from starvation.

In process termination starvation may occur because ~~there~~ there is a chance that killed processes may again go to deadlock.

Similarly process preEmption also may suffer from starvation because preEmpted processes may again go to deadlock.

H2/16

test() 1:

① Load R, Count

Inc R    R [1]    Count [0]

test() 2:

① Count [1]

② Count [2]

③ Count [3]

④ Count [4]

test() 1

Store Count, R    Count [1]

∴ min value = 2

test() 2:

③ Load R, Count  
Inc R    R [2]

test() 1:

② Count [2]

③ Count [3]

④ Count [4]

⑤ Count [5]

test() 2:

~~Count [1]~~  
Store Count, R    Count [2]

H3/1

	Alloc			Max			Need		
	x	y	z	x	y	z	x	y	z
P <sub>0</sub>	0	0	1	8	4	3	8	4	2
P <sub>1</sub>	3	2	0	6	2	0	3	0	0
P <sub>2</sub>	2	1	1	3	3	3	1	2	2

avail: <3, 2, 2>

Req 1:

<0, 0, 2>

New avail: <3, 2, 0>

	Alloc			Max			Need		
	x	y	z	x	y	z	x	y	z
P <sub>0</sub>	0	0	3	8	4	3	8	4	0
P <sub>1</sub>	3	2	0	6	2	0	3	0	0
P <sub>2</sub>	2	1	1	3	3	3	1	2	2

avail: <3, 2, 0>

P<sub>1</sub>: avail: <6, 4, 0>

Neither P<sub>0</sub> nor P<sub>2</sub> can be schedule

i.e., unsafe state

∴ req 1 is not granted

Req 2:

	alloc			Max			Need		
	x	y	z	x	y	z	x	y	z
P <sub>0</sub>	0	0	4	8	4	3	8	4	2
P <sub>1</sub>	5	2	0	6	2	0	1	0	0
P <sub>2</sub>	2	1	1	3	3	3	1	2	2

avail: <1, 2, 2>

P<sub>1</sub>: avail: <6, 4, 2>

P<sub>2</sub>: avail: <8, 5, 3>

P<sub>0</sub>: avail: <8, 5, 4>

i.e., safe state

∴ Req 2 is granted.

P<sub>1</sub>: req → <2, 0, 0>

H3/3

	Alloc			req		
	r <sub>1</sub>	r <sub>2</sub>	r <sub>3</sub>	r <sub>1</sub>	r <sub>2</sub>	r <sub>3</sub>
P <sub>0</sub>	1	0	1	0	1	1
P <sub>1</sub>	1	1	0	1	0	0
P <sub>2</sub>	0	1	0	0	0	1
P <sub>3</sub>	0	1	0	1	2	0

avail:  $\langle 0, 0, 1 \rangle$  (find no of outgoing edge from resources and subtract it from no of instances)

P<sub>2</sub>: avail:  $\langle 0, 1, 1 \rangle$

P<sub>0</sub>: avail:  $\langle 1, 1, 2 \rangle$


P<sub>1</sub>: avail:  $\langle 2, 2, 2 \rangle$

P<sub>3</sub>: avail:  $\langle 2, 3, 2 \rangle$

NO deadlock

H3/4

Here first allocate one less than no of resources required



Now adding @one more type unit would get the processes free from dead lock

$\therefore$  min required =  $6 + 1 = 7$

H3/5

	alloc	Max	Need
P <sub>1</sub>	3	7	4
P <sub>2</sub>	1	6	5
P <sub>3</sub>	3	5	2

total = 9

avail = 2

P<sub>3</sub>: avail: 5

P<sub>2</sub>: avail: 6

P<sub>1</sub>: avail: 9

no req of P<sub>1</sub> cannot be satisfied

$\therefore$  safe, not deadlocked

#### 4. Deadlock Prevention:

Deadlock is prevented by dissatisfying one/more of the four necessary conditions.

##### a) Mutual Exclusion:

avoiding mutual ~~excl~~ exclusion means we should not use shared resource. i.e., no interprocess communication.

Also it is impossible to have multiprogramming as without a shared resource.

∴ ME is not avoidable.

##### b) Hold and wait:

Here we make sure that process either holds or waits. but not both.

→ ~~To implement this~~

(i) Process must request and be allocated all the resources prior to its commencement. Here we hold and don't wait  
disadvantage:

→ Hence this protocol may suffer starvation.

→ Also it takes all the resources at the start itself and may not use them. i.e., inefficient use of resources.

(ii) Process must release all the resources before making a fresh request


i.e., we don't hold and we wait.

drawback:

→ once process release a resource, it is not guaranteed it gets them back immediately. So here also we have ~~see~~ starvation

c) No-PreEmption :

Here we allow preEmption of resources.



forceful preEmption

→ Here the basic idea is the running process shouldn't get blocked. So ~~it~~ running process forcefully takes resources from other processes which are in waiting state (but not ready state)

→ If the resource are not available and not held by waiting processes Self PreEmption then the current process must wait.

→ Here running process voluntarily releases resources and lets other processes to execute.

\* However this approach may also suffer from starvation.

d) Circular wait :

i) Number all resources uniquely

ii) Never allow a process to req<sup>d</sup> a lower numbered resource than the id of resources that are currently being held.

Eg: Resources : A B C D E F  
(8) (15) (3) (5) (10) (12)

Assum  $P_i$  is holding C, A, E  
(3)(8)(10)

Now the process can request B or F  
(15) (12)

but the process cannot request D  
(5)

\* → Now if the processes wants resource D, then it must release the conflicting resources

i.e., A & E should be ~~was~~ released but not C

Now process request again in order D, A, E

→ However there is no guarantee that released resources will be allocated immediately.

∴ This strategy also suffers from starvation.

Q24) Consider a system having  $n$ -processes and single resource 'R' having 6 instances. Each process needs 2 instances to complete its execution.

(i) what is the minimum value of  $n$  to cause deadlock

(ii) what is the maximum value of  $n$  for deadlock free operation.

Sol:

(i) If we have 6 processes all the processes can get one resource each.

∴ 6

(ii)

If we have 5 resources,

even if every process takes one resource we will be left with a resource and thus we don't have a deadlock

∴ 5

Q25)  $n=3$  processes

every process need 2 instances of resource R

(i) what is max no. of R for deadlock

(ii) what is min no. of R for deadlock free operation

Sol:

(i)  $P_1 \quad P_2 \quad P_3$   
 $n \quad n \quad n \Rightarrow 2$  (Deadlock)

$\therefore 3$

(ii)  $P_1, P_2, P_3$  } Add 1 resource  
① ① ①

$\therefore 4$

Q26

$n = 3$  processes

$R = 6$  units

$P_i$  needs 3 units of  $R$

(i) Min( $n$ ) for deadlock

(ii) Max( $n$ ) for deadlock free

Sol:

$$P_i \div 3 \left| \begin{array}{l} P_1 = 3 \\ P_2 = 3 \\ \hline 6 \end{array} \right. \left| \begin{array}{l} P_1 = 2 \\ P_2 = 2 \\ P_3 = 2 \\ \hline 6 \end{array} \right.$$

$\therefore$  deadlock

$\therefore$  (i) 3

(ii) 2

Q27

$n = 5$  processes

Resource  $R$


Peak (max) demand for each process for resource  $R$  is as given

below

<u>P.No</u>	<u>Max(R)</u>
1	10
2	3
3	20
4	15
5	12

(i) Max( $R$ ) for dead lock

(ii) Min( $R$ ) for dead lock free operation.



ii)  $\therefore 56$  will be sufficient for deadlock free operation.

$H_3/2$  n-process

Pid	Alloc	Req
$P_1$	$x_1$	$y_1$
$P_2$	$x_2$	$y_2$
$P_3$	$x_3$	$y_3$
$\vdots$	$\vdots$	$\vdots$
$P_A$	$x_A$	0
$P_B$	$x_B$	0
$\vdots$	$\vdots$	$\vdots$
$P_n$	$x_n$	$y_n$

a) Right now  $P_A$  &  $P_B$  can be completed

$$\therefore \text{avail} = k + x_A + x_B$$

$\therefore$  to not approach deadlock

$$\min(y_i) \leq (k + x_A + x_B) \quad (\text{not approaching deadlock, but deadlock may occur in future})$$

$(i \neq A, B)$

b)  $\text{total}(R) = k + \sum_{i=1}^n x_i$


c) if  $(k + x_A + x_B) \geq \max(y_i)$   
then deadlock free

# Memory Management:

(Primary memory or Physical memory or RAM)



→ There are two views of memory

(i) Physical view:



(ii) Abstract view (Programmer's view):

viewed as 1d array of words



Memory [N] (N words)

⊙: If size of word is 'm' bits and no of bits in address is 'n'

then

$$\text{Memory Capacity (total words)} = 2^n = N$$

→ If ~~8 word~~ N = 8 words

$$\Rightarrow n = 3 \text{ bits}$$

i.e.,

$$N = 2^n \text{ words}$$

$$n = \log_2 N \text{ bits}$$

⇒ N = 16GB

$$\Rightarrow N = 16 \times 2^{30} = 2^{34} \text{ words}$$

$n = 34$

→ If  $n=28$  bits

a max of  $2^{28}$  Bytes can be addressed

i.e. 256 MB

→ If  $n=34$  bits and word length = 16 bits

find capacity of memory in terms of words, bytes, bits.

Sol:

$$2^n = 2^{34} \text{ words} = 16 \text{ G words}$$

$$2^{34} \times 2 \text{ bytes} = 2^{35} \text{ bytes} = 32 \text{ GB}$$

$$2^{34} \times 16 \text{ bits} = 2^{38} \text{ bits} = 256 \text{ G bits}$$

→ let capacity of memory be 128 Tbits and word size be 64 bits

find capacity of memory in terms of bytes and words

Sol:

$$128 \text{ Tbits} = 2^7 \times 2^{40} \text{ bits}$$

$$= 2^{47} \text{ bits}$$

$$\text{Memory capacity in words} = \frac{2^{47}}{8} = 2^{44} \text{ bytes}$$

$$= 16 \text{ TB}$$

$$\text{Memory capacity in words} = \frac{2^{47}}{64} = 2^{41} \text{ words}$$

$$= 2 \text{ T words}$$

## Loading vs Linking

↳ loading of executable program from disk to memory.

Loading:

Loading is of two types:

i) Static Loading:

\* Entire program is loaded before execution

### ii) Dynamic Loading:

Modules - can be loaded during runtime.

Eg: Consider

```

main()
{
  if (---)
    f1();
  else
    f2();
}

```

In static loading we load main(), f1(), f2() into memory. However we use only one out of f1 & f2. This is space inefficient.

Thus we can use dynamic loading and load only main() initially and load either f1 or f2 based on the requirement. at the time of execution.

→ However execution time is more if we use dynamic loading.

→ Static loading: Space inefficient, time efficient

Dynamic loading: Space efficient, time inefficient

### Linking:

Linking is the process of resolving external references

↳ function, variable (global) or any objects.

kk.c

```

extern int x; // external reference
main()
{
  f1() // since f1() is defined after
        (main()) the address of f1()
        is not known earlier. This
        is an unresolved reference.
  f1()
  {
    g1() // BSA → unresolved reference
  }
  g1()
  {
    hc() // external reference
  }
}

```


kk.c

```

int x;
h1()
{
  scanf()
}

```

Compiler generates object code




Linking is of two types

- (i) Static Linking
- (ii) Dynamic Linking

The linker resolves addresses through logical addresses

(i) Static Linking:

\* Linking is done before runtime.



Drawback:

- \* Sometimes unnecessary modules may be linked and this is inefficient. For which we sometime may postpone linking till runtime (i.e., late binding or dynamic linking)
- \* However execution of program is faster in the case of static linking.

(ii) Dynamic Linking:

For every ~~piece~~ ~~unso~~ unresolved reference compiler associates a piece of code called stub. This stub when executes at runtime calls linker.

→ The libraries which are linked at runtime are called

Dynamic Link Libraries (DLL)

→ It is more space efficient.

### Benefits of dynamic linking

\* space efficiency

\* Reusability of libraries

\* Flexibility of modification

(debugging becomes easy)

### Drawback

\* time inefficient

\* Security threat

→ Static linking is more secure.

### Modules needed by linker:

→ object code


→ external references

→ Relocation ~~bits~~ information

\* Linker does not need physical address of memory.

### Address Binding

Association of program instructions and data units to memory locations is called address binding.



The time at which binding takes place is called binding time.

Binding can take place at three times:

- i) Compile time
  - ii) Load time
  - iii) Run time
- } Static
- } Dynamic

### Compile-time Binding:

- \* Compiler associates physical addresses.
- \* The program is loaded into fixed memory locations.

### Load-time Binding:

- \* Here loader does the work of binding.
- \* Based on the value in base register, the instructions are loaded into memory.

### Runtime Binding (Dynamic Relocation)

- \* Here loader does the work of binding at runtime.

→ If a <sup>process</sup> program is swapped out

- \* it must be swapped in into the same memory location if we use compile-time binding or load-time binding.
- \* it can be swapped in into different memory location if we use runtime binding.

### Functions & Goals of Memory Manager:

Functions:

- i) Allocation
- ii) Protection
- iii) Address Translation (done by MMU).
- iv) Free Space Management
- v) Deallocation

Goals:

→ Effective utilization of memory

i.e., Minimize Fragmentation

→ Manage the execution of larger program in a small memory area.

→ Memory management Techniques

Contiguous

i.e., program is centralized  
i.e., program is present at one place

Eg: Partitions ← fixed dynamic  
Overlays  
Swapping

Non-Contiguous

→ Here program may be divided into modules and different modules may be at different places

Eg: Paging

~~Segment~~  
Segmentation

Segmented paging


Virtual Memory

Protection:

→ (Relocation register)

\* base register contains starting address of the process.

\* limit register contains size of process.



trap to OS (trap is an interrupt sent to OS saying an error has occurred.)

# 1. Contiguous Memory Management Techniques:

## a) Overlays:

Assume we have a 2-pass Assembler.


Below are sizes of each module.

- pass 1: 70 KB
- pass 2: 80 KB
- Symbol table: 30 KB
- Common Routines: 20 KB
- Overlay loader: 10 KB
- (or) overlay driver

total memory: 210 KB

Assume we have only 150 KB of free memory


- Pass 1 and Pass 2 are independent modules. i.e., pass 1 can run without any use of pass 2 and vice versa
- Now 1st overlay loader loads pass 1. Later pass 1 is overlaid (replaced) by pass 2



### Limitation:

- Program must be possible to be divided into independent modules

Ex: Program (Overlay tree)



For the above overlay tree, what is the minimum amount of memory required for executing? ~~the above~~

Sg:

During pass 1 we may need A, B, E (i.e., 19KB)

During pass 2 we may need A, B, F (i.e., 18K)

In that way at some pass we may need A, D, I  
i.e., 10+8+8 = 26k

∴ size of max pass = 26k

∴ Min memory required = 26k

\*  $\rightarrow$  Minimum memory required = Max { path lengths from root to the leaves }

b) Partitions:


Partitions is of 2 types:

i) Fixed Partitioning (MFT: Multiprogramming with Fixed no of Tasks)

ii) Variable Partitioning (MVT: Multiprogramming with Variable no of Tasks)

i) Fixed Partitions: (a) Static Partitioning

user area: It is divided into fixed no of partitions.




Partitions may be of different sizes. Each partition holds exactly one process.

## Address translation & Protection:

Protection

~~address translation~~



## Allocation Strategies:

First fit:

→ search from first partition and store it wherever enough sized partition is found.

Best fit:

Smallest free and big enough partition is chosen.

worst fit:

Largest free and big enough partition is chosen.

Next fit:

\* Next fit works like first fit except that it search for free partition starts from last allocation.

## Performance issues:

1) Internal Fragmentation:

After allocating a process to a partition we might be left out with some space in the partition. The left out space even if it can accommodate a new process shouldn't be allocated. This problem is called internal fragmentation.

2) External Fragmentation:

No external fragmentation

- 3) Degree of Multiprogramming is restricted to no of
- 4) ~~size of max~~ Maximum process size that is runnable is limited
- 5) Best fit is the most suitable allocation technique. cuz it has least amount of internal fragmentation.

(ii) Variable Partitions (or) Dynamic Partitioning

partitions are created dynamically at runtime +

At time t assume we have below requests

70k ; 120k ; 300k ; 25k ; 80k ;  
 P<sub>1</sub>    P<sub>2</sub>    P<sub>3</sub>    P<sub>4</sub>    P<sub>5</sub>

Here OS maintains a table to keep track of which parts of memory are available

user area

P <sub>1</sub> 70k
P <sub>2</sub> 120k
P <sub>3</sub> 300k
P <sub>4</sub> 25k
P <sub>5</sub> 80k
80k

→ If P<sub>5</sub> finishes, its execution is over. we have two holes of 80k and 80k adjacent to each other. Now these two will be joined. This joining of adjacent holes is called coalescing.

Assume after some time P<sub>2</sub> and P<sub>4</sub> has finished execution and

we have a new process request P<sub>6</sub> of 23k.

Now we may use first fit, best fit, worst fit, next fit :

P <sub>1</sub> 70k
P <sub>6</sub> 23k
97k
P <sub>3</sub> 300k
25k
P <sub>5</sub> 80k
80k

first fit

P <sub>1</sub> 70k
P <sub>2</sub> 120k
P <sub>3</sub> 300k
P <sub>6</sub> 23k
2k
P <sub>5</sub> 80k
80k

best fit

## Performance issues

1. No internal fragmentation
2. We may have External fragmentation

Ex: for previous example,

assume we have a process req of 550k, we can't place in the memory. However total available space is more than 550k. Thus we say that we may have external fragmentation.

we say we have EF iff

- We can't allocate a process memory for process even if total available space is more than the size of process

3. Deg. of M.P. is flexible

4. Maximum size of runnable process is also flexible.

5. Using best fit creates small free holes. These holes are wasted in the form of external fragmentation.

• Hence worst fit is best allocation strategy for dynamic partitioning. (In TB it is given that first & best are better than worst fit. first & best are equally good in storage utilization, however first fit is faster)

Overcoming the problem of External fragmentation:


we have 2 way for overcoming external fragmentation.

i) Compaction (or) Defragmentation:

At time t, assume memory is shown below

Now if we have a process (P<sub>4</sub>) request with size 250k we cannot allocate it.


→ Compaction moves all the processes to one place.



\* → However compaction is possible only if we use runtime binding.

→ Also compaction takes more time to finish.


Memory after compaction is



b) Non-Contiguous Allocation (Paging)


If we don't use contiguous allocation we can now ~~place~~ divide the program and place it in different holes.

H4/1




~~∴ 250 & 600~~ ∴ 600k & 300k


H4/2



First fit




Best fit



only first fit

∴ opt (b)

H4/3



To get denied always we provide maximum hole possible

$\therefore 541k$


(ii) To find smallest req to be denied we must create

maximum possible holes of equal sizes

max possible holes = 3

total free space = 540

size of each hole =  $\frac{540}{3} = 180$



$\therefore 181k$  can be denied in this case

H4/4

Memory size =  $2^{46}$  bytes

no of partitions =  $\frac{2^{46}}{2^{24}} = 2^{22}$  partitions  
 $= 4M$  partitions

partition address (ptr) = 22 bits

(i) size of pointer to the nearest byte

nearest byte to 22 bits is 3 bytes (24 bits)

(ii) size of each entry = size (Ptr) + size (PID)

= ~~2+4~~ 3 + 4 bytes

= 7 bytes

ie.,  $7 \times 500 = 3500$  bytes

(H515)


Load time is the time when they are loaded into memory

The load time of

$P_1, P_2, P_3, P_4, P_7$  is 0

$P_5$  &  $P_6$  must wait until 20k hole

is freed



$P_1$	$P_2$	$P_3$	$P_4$	$P_7$	$P_5$	$P_6$
0	4	14	16	17	25	30

load time of  $P_3 = 14$

load time of  $P_6 = 29$

$P_1$	$P_2$	$P_3$	$P_4$	$P_7$	$P_5$	$P_6$
$t=0$	$t=4$	$t=14$	$t=16$	$t=17$	$t=25$	$t=30$

Completion times can be seen in the gantt chart.

## 2. Non-Contiguous Memory Allocation Techniques

### Logical Address Space (LAS) vs Physical Address Space (PAS)



(or)  
(Virtual Address Space (VAS))

\* → In all uniprogrammed OS, the address generated by the program is physical address

\* → Also in compile time binding & load time binding, the address generated ~~is phy~~ by program is physical address

\* → ~~The~~ In runtime binding, the address generated by the program is logical address which is not equal to the corresponding physical address.

\* → In M-P systems we allow CPU to generate logical address and MMU translates it to PA. ~~This way~~ This approach provides protection because we are not letting executing program generate PA and access memory directly.



→ Based on the technique we use the hardware of MMU changes.

The ~~hardware~~ It may be page table (or) segment table

→ If size of PA is 'n' bits, then PAS is  $2^n$  words.  
also size of MAR is n bits.

→ If size of VA is 'm' bits, then LAS (or) VAS is  $2^m$  words  
also size of address bus of CPU is m bits.

→ The address binding used here is runtime binding.

→  $LAS = 2^{LA}$  words

$LA = \log_2 LAS$  bits

→  $PAS = 2^{PA}$  words

$PA = \log_2 PAS$  bits

→ theoretically

$LAS \geq PAS$   
 $LAS < PAS$   
 $LAS = PAS$

→ But practically

$LAS > PAS$

### i) Paging: (simple paging)

Assume

$LAS = 8KB$ ;       $PAS = 4KB$       Page size = 1KB

⇒  $LA = 13$  bits       $PA = 12$  bits      (PS)


#### STEP 1: Organization of LAS on PAS

→ LAS is divided into equal size units called pages.

→ Generally, ~~page no. pages~~ page size is power of 2 (but not necessary though)

→ no of pages =  $\frac{8KB}{1KB} = 8$  pages

i.e., no of pages (N) =  $\frac{LAS}{PS}$



→ Every page is given page number or page id.

→ Page No (P) =  $\log_2 N = \log_2 8$

i.e.,  $\log_2 N = \log_2 8 = 3$  bit

$N = 2^P$



→ Page offset (d) =  $\log_2 PS$  (bits)

i.e., pg. off =  $\log 1KB = \log 2^{10} = 10$

$PS = 2^d$

→ Here we generally select req page first, then using page offset then we go to required word.

→ Logical Address format:



Eg: LA = 24 bits; PS = 4KB

then


No of pages,  $N = \frac{2^{24}}{2^{12}} = 2^{12}$  pages

LAS =  $2^{24} = 16$  MB


$P = \log_2 2^{12} = 12$  bits

$d = \log_2 PS = \log_2 2^{12} = 12$  bits

logical address format



Eg: A system has 2k pages with page offset of 9 bits then



$P = \log_2 2000 = 11$

→ LA = 20  
LAS =  $2^{20} = 1$  MB

$P = 11$   
 $d = 9$

Ex: System supports a LA of 32 bits if page size is 16KB

Calculate no of pages in System

Sol:


LA = 2<sup>32</sup>

PS = 2<sup>14</sup>

no of pages =  $\frac{2^{32}}{2^{14}} = 2^{18}$  pages

∴ N = 2<sup>18</sup>

Method 2:



⇒ P = 32 - 14 = 18

⇒ no of pages, N = 2<sup>18</sup>

STEP 2: Organization of PAS:

→ PAS is divided into equal size units known as frames (Page frames)


→ Frame-size (FS) = Page size

→ Any page can be stored in any frame (Non contiguous allocation)

In the example,


PAS = 4KB PS = 1KB

no of frames (M) =  $\frac{PAS}{PS}$



→ frame no (f) = log<sub>2</sub> M bits


→ frame offset = page offset = d



Q17:  $PAS = 16KB$ ;  $d = 9 \text{ bits}$

then

~~MIPS~~ Phy address format



$\Rightarrow f = 5$

$\Rightarrow \text{no of frames} = 2^5$   
(M)

$\Rightarrow \text{page size} = 2^9 = 512 \text{ Bytes}$

Q18: System has a LA of 35 bits with 4k pages. If it has 256 frames then calculate size of PA.

Sol:

$LAS = 2^{35} = 32 \text{ GB}$



no of pages =  $4K = 2^{12}$   
(N)

$\Rightarrow \text{page size} = \frac{LAS}{N} = \frac{2^{35}}{2^{12}} = 2^{23} \text{ bytes}$

$\Rightarrow \text{page offset (d)} = 23$

no of frames (M) = 256

frame number (f) =  $\log_2 256 = 8$





$\therefore PA = 29$

$\therefore PA = 31$

Q28: System has LA of 33 bits with a page size of 8 KB. If PA is 29 bits. Calculate no of frames.

Sol:



$\Rightarrow f = 16$

$\Rightarrow \text{no of pages frames} = 2^{16} = 64K \text{ frames}$

Process Management Volume 1:

Ⓟ P/3 System calls are invoked by a privileged instruction which generates a software interrupt.

Not all privileged instructions generate sw interrupt.

∴ opt (a)

Ⓟ P/7 scheduler process comes only after a process terminates.

Ⓟ Power failure also causes interrupt.

IO Redirection

Ⓟ P/8 Every process is associated with 3 standard files (by default)


stdin: keyboard

stdout: monitor


stderr: monitor

IO redirection is a concept in which some other file may be used in the place of any of the 3 standard files.


Ⓟ P/10 option verification:



Schedule length = 16 - 0 = 16




∴ not possible cuz idle time must be 0.6



∴ idle time = 1

∴ not possible

d) This sequence is possible cuz we can keep the processor idle if we need.



These both option a & d are possible


Now we need to decide which is optimal.

Optimality depends on avg. TAT, avg wt., CPU utilization etc.

Also opt (a) follows SJF which is optimal

$\therefore$  opt (a)

P/25



This ~~process~~ process gets more time in one round.

This action results in giving more priority to the process.

If <sup>this</sup> prioritizing is more, it leads to starvation.

P/26

(i) low B.T are given high priority

(ii) The last queue of multilevel feed back uses FCFS

(iii) High priority is given to low arrival time processes.

(iv) RR & SJF don't have any relation

P/27

Here we take response time as waiting time.

Thus to get least waiting time is given by SJF scheduling seq. is

$\therefore$  if  $(x < 3)$

$\langle x, 3, 5, 6, 9 \rangle$


elseif  $(x < 5)$

$\langle 3, x, 5, 6, 9 \rangle$

⋮

(P/28)


Non-resident means ~~is~~ outside on disk.  
i.e., suspended process.



Step 3: Organization of MMU

MMU in paging is page table or page map table or address translation table.


- Each processes has its own page table
- Page tables are generally stored in memory.
- page tables is organized as a set of entries and each entry is known as page table entry.
- No of ~~page table~~ <sup>entries</sup> in PT = no of pages in LAS
- PT entries contains the frame no (f) in which the page is present.



→ PT entries are generally in bytes.

→ Page table size = No of pages in LAS x size of each entry = N x e

# Address translation (logical to physical)



$\therefore$   $\boxed{101 \mid d}$  corresponds to  $d^{\text{th}}$  word in ~~page~~ frame 0 of memory.

Q29

LA = 34 bits; PA = 27 bits;

PS = 8 KB;

LAS = ?

$N_{\text{pages}} = ?$

$P-A-S = ?$

$M_{\text{frames}} = ?$

$P = ?$

Find format of 'logical address and physical address'.

Find size of a page table (approx).

Sol:

$$LAS = 2^{34} = 16 \text{ GB}$$


$$PA = 2^{27} = 128 \text{ MB}$$

$$N_{\text{pages}} = \frac{2^{34}}{2^{13}} = 2^{21} \text{ pages}$$

$$M_{\text{frames}} = \frac{2^{27}}{2^{13}} = 2^{14} \text{ frames}$$


$$d = \log_2 PS = \log_2 2^{13} = 13$$

$$P = \log_2 N = 21$$




$$f = \log_2 M = 14$$

logical address format



physical address format



$$\begin{aligned}
 \text{size of page table} &= \text{no of pages (entries)} \times \text{size of each entry} \\
 &= 2^{21} \times 16 \text{ bits} \\
 &= 2^{22} \text{ bytes} \quad (\text{size entry} = 16) \\
 &\cong 2^8 \cdot 4 \text{ MB}
 \end{aligned}$$

Q30) Consider a ~~map~~ system supporting a 32 bit VAS with a page size of 4KB. If PAS is 64MB calculate the approximate PT size in bytes:

sol:

$$PS = 2^{12}$$

$$VAS = 2^{32}$$

$$PAS = 2^{26}$$

$$N_{\text{pages}} = \frac{2^{32}}{2^{12}} = 2^{20} \text{ pages}$$

$$M_{\text{frames}} = \frac{2^{26}}{2^{12}} = 2^{14} \text{ frames}$$

$$\text{size of PT entry} = 14 \text{ bits} \cong 2 \text{ bytes}$$

$$\text{size of PT} = 2^{20} \times 2 = 2 \text{ MB}$$

H4/6

$$PS = 2^{13} \text{ bytes}$$


$$PTS = 24 \times 2^{20} \text{ bytes}$$

$$= \cancel{3 \times 2^{23}} \text{ bytes}$$

$$e = 24 \text{ bits} = 3 \text{ bytes}$$

$$\text{no of pages} = \frac{24 \times 2^{20}}{3} = 8 \times 2^{20} = 2^{23} \text{ pages}$$

logical address:



$$LA = 23 + 13 = 36 \text{ bits}$$

$$LAS = 2^{36} = 64 \text{ GB}$$


H4/7

$$VA = l$$

$$N = Z \Rightarrow P = \log_2 Z$$

$$M = H \Rightarrow f = \log_2 H$$

LA:



$$l = p + d \Rightarrow d = l - p$$

$$d = l - \log_2 Z$$

PA:



$$PAS = 2^{f+d} = 2^{f+l-\log_2 Z} = \frac{2^{f+l}}{Z} = \frac{2^{\log_2 H + l}}{Z} = \frac{H \cdot 2^l}{Z}$$

$$\therefore d = l - \log_2 Z, \quad PAS = \frac{2^{f+l}}{Z} = \frac{H \cdot 2^l}{Z}$$

H4/8

$$LA = 32 \text{ bits} \Rightarrow LAS = 2^{32}$$

$$PTES = 4 \text{ bytes}$$

$$PTS = 1 \text{ frame} = \text{page size} \quad \text{i.e., } PTS = \underline{PS}$$

$$\underline{N} \times e = PS$$


$$\frac{2^{32}}{PS} \times 4 = PS$$

$$\Rightarrow PS^2 = 2^{34}$$

$$\Rightarrow PS = 2^{17} \text{ bytes} = 128 \text{ KB}$$

Performance of Paging:

1) Temporal issue (Impact on time):



$$(m+s)(x-1) + (m+s) = \dots$$

Let main memory access time be 'm'.

so address translation time = m (overhead due to pagetable)  
 data access time = m  
 Due this throughput decreases

∴ Effective memory access time = 2m

Now we reduce this overhead 'm' using the concept of TLB.

TLB: Translation Lookaside Buffer. (Logical address cache)

TLB is similar to cache.

→ TLB contains previously resolved VA and its corresponding PA

→ Let TLB access time be 'c' (c <<< m)

→ Now if corresponding VA is found in TLB, which takes less access time, we directly use the corresponding PA to access required data in the memory.

→ The event of finding required address in TLB is called TLB hit.

Here access time =  $c+m$

→ The event of missing required address in TLB is called TLB miss.

Here access time =  $c+2m$  (Also '2m' if a parallel search is performed on TLB and memory)

→ TLB hit ratio 'x' is ~~no~~ fraction of hits ( $0 \leq x \leq 1$ )

=> TLB miss ratio =  $1-x$

Now,

Effective Memory access time with TLB =  $x(c+m) + (1-x)(c+2m)$

→ Hit ratio =  $\frac{\text{no of hits}}{\text{no of references}}$

- Ex:  $m = 100\text{ns}$
- $c = 20\text{ns}$
- $x = 90\%$

Effective memory access time = 200

without TLB; Effec. Mem. AT =  $2(100) = 200$

with TLB  
 Effec Mem. AT =  $0.9(100+20) + 0.1(20+200)$   
 ~~$= 100 + 8 + 22$~~   
 $= 108 + 22 = 130\text{ns}$  (less than without TLB)

If 'x' were 10% then  
 Effec. Mem. AT =  $0.1(120) + 0.9(220) = 210\text{ns}$  (more than with TLB)

→ The TLB we used is Logical address cache.


~~If we use physical address cache~~

After obtaining required PA we need to access memory again.

To reduce this we can use physical address cache (PAC)

Physical address cache contains ~~both~~ PA and corresponding data.

→ with this now accessing instruction is



→ let hit ratio of TLB =  $x_1$

hit ratio of PAC =  $x_2$

access time of TLB =  $C_1$

access time of PAC =  $C_2$

Memory access time =  $M$

Effective memory access time with both TLB & PAC

$$= x_1 [C_1 + x_2 C_2 + (1-x_2)(C_2 + M)] + (1-x_1) [C_1 + M + x_2 C_2 + (1-x_2)(C_2 + M)]$$

(This valid if cache is not in-line)

(under  $C_1 + M$  in the second term)   
 For PA

\* → ~~not~~ In-line cache means both TLB & PAC are independent

\* → In-line cache means TLB & PAC are dependent

~~for example~~  
 i.e., whenever we remove an entry from TLB (VA & PA)  
 the corresponding entry in PAC (PA & instruction) are  
 also removed.

In this case if TLB miss occurs then there is no  
 need to refer PAC (which would surely be a miss)

Effective memory access time with TLB & PAC (In-line cache)

$$= x_1 [c_1 + x_2 c_2 + (1-x_2)(c_2 + m)] + (1-x_1)[c + 2m]$$

\* (By default we consider not In-line)

H4/9

$$EMAT_1 = D = x_1 k + (1-x_1)(k+2m) \quad \text{--- ①}$$

$$EMAT_2 = Z = x_2 k + (1-x_2)(k+2m) \quad \text{--- ②}$$

$$\Rightarrow ① - ② \Rightarrow D - Z = (x_1 - x_2)k + (1-x_1 - 1+x_2)(k+2m)$$

$$D - Z = (x_1 - x_2)k - (x_1 - x_2)(k+2m)$$

$$D - Z = (x_1 - x_2)[k - k - 2m]$$

H4/9

without TLB

$$EMAT = D = 2m \Rightarrow m = \frac{D}{2}$$

with TLB

$$EMAT = Z$$

$$x(k + \frac{D}{2}) + (1-x)(k+D) = Z$$

$$xk + \frac{Dx}{2} + k + D - xk - xD = Z$$

$$\frac{Dx}{2} = k + D - z$$

$$z = \frac{2(k + D - z)}{D}$$

(14/10)

$$LA = 32 \Rightarrow LAS = 2^{32}$$

$$PS = 2^{13}$$

word size = 4 bytes

e = Page table entry size = 4 bytes (1 word)

$$N = \frac{LAS}{PS} = 2^{19} \text{ pages}$$

size of page table =  $N \times e = 2^{19}$  words

time req to load page table =  $2^{19} \times 100 \text{ nsec}$

total process runtime = 100 msec =  $100 \times 10^6 \text{ nsec}$

$$\text{req. fraction} = \frac{2^{19} \times 100}{100 \times 10^6} = \frac{2^{19}}{10^6} \approx 0.5242$$

i.e., 52.42%

## 2) Spatial Issue (space optimization)

Assume

$$LA = 32 \text{ bits}; \quad PS = 4 \text{ KB}$$

$$\Rightarrow \# \text{ Npages} = 2^{20}$$

Page table size, PTS  $\propto$  Npages

$$\text{PTS} = 1 \text{ M entries}$$

If e (PTES) is 4 bytes

$$\text{then PTS} = 4 \text{ MB}$$

i.e., Every process will have a page table of 4 MB

\* It is not desirable to have larger page tables. So, we need to reduce page table size of a process.

## Reducing PT size of a process

(i) Increase page size:

$$PTS = N * e$$

$$PTS \propto N \propto \frac{1}{PS} \Rightarrow PTS \propto \frac{1}{PS}$$

However increasing PS has its own drawback.

Eg: Assume we have a program of size 1026 bytes

if PS = 1024 bytes

here we require 2 page in which we use only

2 bytes of 2<sup>nd</sup> page

i.e., Internal fragmentation = 1022 bytes

if PS = 2 bytes

then we require 513 pages.

i.e., Internal fragmentation

\* → Increasing page size increases internal fragmentation

So, now, we need to come up with an optimal page size

optimal page size:

Let VAS = S bytes

PS = P bytes

PTE = 'e' bytes

$$\Rightarrow PTS = \frac{VAS}{PS} \times PTE$$

$$\Rightarrow PTS = \frac{S}{P} \times e$$

Internal fragmentation can happen only in the last page

In the worst case IF could be almost equal to page size

$$\therefore \text{Avg. IF} = P/2$$

→ page table size & Avg IF are clearly overheads

∴ optimal page size is such that total overhead is minimum

i.e.,  $\frac{se}{p} + \frac{p}{2}$  is minimum

let  $f = \frac{se}{p} + \frac{p}{2}$

$$\frac{df}{dp} = \frac{-se}{p^2} + \frac{1}{2} = 0$$

$$\Rightarrow \frac{se}{p^2} = \frac{1}{2} \Rightarrow p = \sqrt{2se}$$

$$\therefore \text{optimal page size, } p = \sqrt{2se}$$

w.r.to overhead of

PTS & IF

W4/11

$$VAS = 2^{16}$$

$$PS = 2^{12}$$

$$N = 16 \text{ pages}$$

$$N_{\text{text}} = 8 \text{ pages}$$

$$N_{\text{data}} = 5 \text{ pages}$$

$$N_{\text{stack}} = 4 \text{ pages}$$

} 17 pages

a)  $\therefore$  does not fit

Assume PS = 4 bytes

$$N_{pages} = \frac{2^{16}}{2^2} \approx 2^{14} \text{ pages} = 16384$$

$$\text{text} = \frac{2^{15}}{2^2} = 2^{13} \text{ pages} = 8912$$

$$\text{data} = \frac{16386}{4} = 4096.5 \Rightarrow 4097 \text{ pages}$$

$$\text{stack} = \frac{15870}{4} = 3967.5 \Rightarrow 3968 \text{ pages}$$

} 16257

Thus for PS = 4 bytes, the program fits

b) Assume ~~max~~ max possible page size =  $2^x$  bytes

$$\Rightarrow N_{pages} = \frac{2^{16}}{2^x} = 2^{16-x} \text{ pages}$$

$$\text{text} = \frac{2^{15}}{2^x} = 2^{15-x} \text{ pages}$$

$$\text{data} = \left\lceil \frac{16386}{2^x} \right\rceil \text{ pages}$$

$$\text{stack} = \left\lceil \frac{15870}{2^x} \right\rceil \text{ pages}$$

$$\Rightarrow 2^{15-x} + \left\lceil \frac{16386}{2^x} \right\rceil + \left\lceil \frac{15870}{2^x} \right\rceil \leq 2^{16-x}$$

$$2^{15-x} + (2^{14-x} + 1) + \left\lceil \frac{15870}{2^x} \right\rceil \leq 2^{16-x} \quad (\forall x \geq 2)$$

$$\Rightarrow \left\lceil \frac{15870}{2^x} \right\rceil \leq \frac{2^{16} - 2^{15} - 2^{14}}{2^x} - 1$$

$$\Rightarrow \left\lceil \frac{15870}{2^x} \right\rceil \leq \frac{2^{14}(4-2-1)}{2^x} - 1$$

$$\left\lceil \frac{15870}{2^x} \right\rceil \leq \frac{2^{14} - 2^x}{2^x}$$

$$\left\lceil \frac{15870}{2^x} \right\rceil \leq 2^{14-x} - 1$$

put  $x=5$

$$496 \leq 512 - 1 \checkmark$$

put  $x=7$

$$124 \leq 128 - 1 \checkmark$$

put  $x=8$

$$62 \leq 64 - 1 \checkmark$$

put  $x=9$

$$31 \leq 32 - 1 \checkmark$$

put  $x=10$


$$16 \leq 16 - 1 \times$$

$\therefore$  Max page size such that the program could fit is

$$2^x = 2^9 = 512 \text{ bytes.}$$

### (ii) Hashed Paging / paging with Hashing

\* This technique helps reduce size of page table.



→ ~~As~~ LAS says max possible process size. However we may have smaller processes. In this case size of hash page table is very less than normal page table.

For example,

$LAS = 2^{32} = 4GB$  (max possible process size)  
 $PS = 4KB$

In normal page table size of page table for any process is same.

Assume we have process of 128KB

$\Rightarrow \text{no. of pages} = \frac{128}{4} = 32$

∴ Hash page table will have only 32 entries  
However ~~normal~~ normal page table has  $2^{20}$  entries.

→ However hash page table may require extra time for searching through the list. So hash page table is space efficient but not time efficient.

(ii) Inverted Paging / Reverse paging:

(This topic will be discussed in the end)

2. Multi-Level Paging / Hierarchical Paging:

\* The basic objective of multi-level paging is to reduce page table size overhead.

\* Multilevel paging is paging on page table.

\* Paging generally involves 3 steps:

- (i) divide the address space in pages
- (ii) store the pages into frames of memory
- (iii) Access the pages of the address space through page table.

For example

Consider

LA = 32 bits, PS = 4KB

Now  $N_{pages} = 2^{20} = 1M$  pages

Assume size page table entry = 4 bytes

PTS = 4MB

Now the page table itself is more than size of one page


PT must be stored in  $\frac{4MB}{4KB} = 1k$  pages

without multilevel paging, the page table must be stored contiguously if it spans across several pages

Now we page the page table using another page table (Outer page table)

Size of outer page table =  $1k \times 4 \text{ bytes}$   
 = 4KB

i.e., 1 Page exactly



→ Now in the above sceneria, assume we have a process of size 20KB.

i.e.,  $\frac{20KB}{4KB} = 5$  pages

~~Normal page~~

Assume these 5 pages are

(2 code + 2 data + 1 stack)


→ Assume these 3 parts are present in 3 different location such that code is in 2 contiguous pages, data is in 2 contiguous pages and stack in one page such that we need 3 pages of page table. (As shown in the figure)

→ Now in the case of multilevel paging we need outer page table, and the 3 pages of inner page table for the execution of the processes. (i.e., 4KB.)


→ If we don't use multilevel paging then we must have all 1M entries of page table (i.e., 4MB) in main memory.

→ Thus multilevel paging reduces the overhead of page table size that is to be stored in main memory.


Addressing:



∴ final logical address format for 2 level paging is



VA = 32 bits PS = 4KB




→ Here  $f'$  is frame of main-memory in which required page of inner page table is located.

→  $f$  is frame of main memory in which required page of process is stored

→ For there offset 'd' is used to obtain required word.

$H_4/12$



$\Rightarrow d = 28 - 16 = 12$

(i)  $\Rightarrow$  pg size =  $2^{12} = 4\text{KB}$

$N_{\text{pages}} = \frac{2^{28}}{2^{12}} = 2^{16}$  pages

(ii) for translation we need outer pagetable & one page of inner page table in memory

i.e. ~~2 page~~ ~~2 \* 4KB~~ 8KB

In this problem page size of outer table & inner table are different

$$\begin{aligned}
 2^9 * 4B + 2^7 * 4B &= 2^{11} + 2^9 \\
 &= 2^9(5) \\
 &= 512(5) \\
 &= 2560 \text{ bytes} \\
 &= 2.5 \text{ KB}
 \end{aligned}$$

18/08/20

\* If we use 2-level paging, we require 3 memory accesses in total.

~~Memory~~

∴ Effective memory access time = 3m without TLB

\* Silly for n-level paging without TLB

$$EMAT = (n+1)m$$

H4/13

$$VA = 46 \text{ bits} \Rightarrow VAS = 2^{46} = 64 \text{ TB}$$

$$PTES = 4 \text{ bytes} = 2^2$$

$$\text{let } PS = 2^x$$

$$N_{\text{pages}} = \frac{2^{46}}{2^x} = 2^{46-x}$$

$$\text{Size of 3rd level page table} = 2^{46-x} * 2^2 = 2^{48-x} \text{ bytes}$$

$$\text{no of pages in 3rd level page table} = \frac{2^{48-x}}{2^x} = 2^{48-2x}$$

$$\text{Size of 2nd level page table} = 2^{48-2x} * 2^2 = 2^{50-2x}$$

$$\text{no of pages in 2nd lvl PT} = \frac{2^{50-2x}}{2^x} = 2^{50-3x}$$

Size of 1st lvl page table =  $2^{50-3x} \times 2^x = 2^{52-3x}$

Given that

Size of 1st lvl page table = size of frame

i.e.,  $2^{52-3x} = 2^x$

$\Rightarrow 52-3x = x$

$\Rightarrow x = 13$



$\therefore$  page size =  $2^{13} = 8\text{KB}$

~~Logical~~ Page table entries size is same at all levels of page tables.

$\therefore$  no of PT entries in one page of page table

$= \frac{2^{13}}{4} = 2^{11}$

$\therefore$  logical address format




Method 2:

Let  $2^x$  be req. PS

size of outer (1st lvl) P.T =  $2^x$


$$\text{no of entries} = \frac{2^x}{\text{P.TES}} = \frac{2^x}{4} = 2^{x-2}$$




slly after indexing to outer P.T, we go to a page of 2<sup>nd</sup> lvl

page P.T

no of entries in ~~second~~ a page 2<sup>nd</sup> lvl PT =  $2^{x-2}$



slly we get



$$\therefore \cancel{x-2} \cdot 3(x-2) + x = 46$$

$$\Rightarrow 4x = 52 \Rightarrow x = 13$$

$$\therefore \text{Page size} = 2^x = 2^{13} = 8 \text{ kB}$$

From the above question we can come up with a general formula for P.T with  $n$  level paging

Assum VAS =  $2^s$  bytes ; PS =  $2^x$  bytes ; PTE =  $2^c$  bytes



<p>Size of OPT n-level paging = <math>\left[ \frac{2^{s-nx+nc}}{2} \right]</math> bytes</p>
---

(with uniform pages at all levels)

## II. Segmentation

Paging does not preserve users view of program

Program (segments)



→ At user view program is divided into segments (each segment may be of diff sizes)

→ Each segment has segment id.


→ Different segments are stored non-contiguously. However a segment itself is stored totally at one location (contiguously)

→ Here MMU is segment table

	B	L
0	500	300
1	1000	1500
2	2500	500
3	200	250
4	800	150
5	4000	2000

B - Base address of segment  
L - length of segment

→ Every process has its own segment table



Eg: For above example

$$LA \langle 3r50 \rangle \rightarrow PA \langle 200 + 50 \rangle = 250$$

Eg:  $LA \langle 2,755 \rangle$

$$\leftarrow (755 > 500)$$

$\therefore$  trap

## Performance of Segmentation

(i) Temporal issue (impact on time):

\* Exactly same as paging

~~Let 2M~~

$$EMAT = 2M \text{ without TLB}$$

slly we can add TLB & PAC (same equation as in the case of paging)

(ii) Spatial issue

\* Large segment table is undesirable

\* \* One of ways to reduce size of segment table is to use paging on segment table.

**Note:**

\* In case of segmentation, we don't divide PAs.

$\therefore$  PAS is organized with variable partitioning (MVT)

we know that variable partitioning suffers from external fragmentation

$\rightarrow$  To overcome this external fragmentation we may use

compaction or segmented-paging

reduces size of segment table

to overcome the problem of EF

For memory allocation in segmentation also we can use first fit, best fit, worst fit & next fit

Note:

	IF	EF
Paging	✓	✗
Segmentation	✗	✓

IF - Internal Fragmentation  
EF - External Fragmentation

Q31

consider below segment table

segment	Base	Length
0	219	600
1	2300	14
2	90	100
3	1327	580
4	1452	96

what the physical addresses for following logical addresses

a) 0,430

$$219 + (430 - 0) = 219 + 430 = 649$$

b) 1,10

$$2300 + 10 = 2310$$

c) 2,500

$$500 > 100$$

∴ trap

d) 3,400

$$1327 + 400 = 1727$$

e) 4,112

$$112 > 96$$

∴ trap

Segmented - Paging:

Assume

$$LA = 34 \text{ bits}$$

$$\langle s, d \rangle = \langle 18, 16 \rangle \text{ bits}$$

$$\Rightarrow \text{Maximum segment size} = 2^{16} = 64 \text{ kB}$$

$$\text{total no of such segments possible} = 2^{18} = 256 \text{ k segments.}$$

→ To avoid EF we apply paging on segment.

- i) Divide address space (segment) into pages
- ii) Store these pages in frames.
- iii) Access the frames through page table of a segment


Let page size = 1KB

$$\text{no of pages in a seg segment} = \frac{64 \text{ KB}}{1 \text{ KB}} = 64 \text{ pages}$$

→ Now PAs contains frames but not segments.

→ Now the page table of segment contains an entry for each page of the segment

→ Now every segment must be accessed through its corresponding page table.




no of Page tables = no of segments.

Thus we have 256k page tables.


Structure of segment table:

256k entries  
(i.e., no of segments  
= no of page tables)





B - base address of  
corresponding page table  
of the segment  
L - length of segment

# logical address format



we have applied paging on segment  
i.e., on 'd'




$2^{P_i}$  - no of entries in each page table

$2^{d_i}$  - size of page

$d_i$  say offset within the page

## Address Translation



\* Here we need to access segment table, then corresponding page table then the required data.

i.e., 3 memory accesses

$\therefore \text{EHAT} = 3M$

Like in the case of paging we can use TLB to reduce EHAT.


Here also the TLB contains VA & corresponding PA.

(14/14)

VAS = PAS =  $2^{16}$  bytes = 64 KB

no of segments in VAS = 8

size of each segment =  $\frac{2^{16}}{2^3} = 2^{13} = 8 \text{ KB}$



Pg table entry size = 2 bytes

Let page size =  $2^x$

no of pages in a segment =  $\frac{2^{13}}{2^x} = 2^{13-x}$

i.e., no of entries in a PT =  $2^{13-x}$

size of PT =  $2^{13-x} * 2 = 2^{14-x}$

given size of PT = 1 frame size

i.e.,  $2^{14-x} = 2^x \Rightarrow x = 7$

$\therefore$  page size =  $2^x = 2^7 = 128 \text{ bytes}$

~~size of~~

Assume segment table entry size = 4 bytes

size of segment table =  $8 * 4 = 32 \text{ bytes}$

## Virtual Memory (VM):

VM gives an illusion to the programmer that a huge amount of memory is available for executing larger programs in a small memory area.

→ It is a technique that supports the goal of managing execution of larger programs in a small memory area.

→ CPU assumes that it can execute a program as big as VAS.

→ However  $PAS$  may not be as big as  $VAS$ .

So we need to store the program on disk.

From disk we load required pages into memory.

→ Sometimes required page may not be found in main memory. In that case required page is loaded into memory from the disk. This is known as demand paging.

Demand paging:


Loading page from disk to memory at runtime based on demand is known as demand paging.

i.e., Virtual memory is implemented through demand paging.

VM implementation through Demand Paging:

Let  $VAS = 8KB$ ;  $PAS = 4KB$ ;  $PS = 1KB$

⇒  $N = 8$   $M = 4$   $d = 10$



→ Whether the req page is present in the memory or not is known by valid/invalid (V/I) bit which is in the page table.

→ If required page is found in the memory then it is called page hit.

→ If required page is not found in the memory then it is called page miss or page fault.

0	10	1
1	-	0
2	-	0
3	01	1
4	0-	0
5	00	1
6	-	0
7	11	1

Page table

## Page fault service:

1. Process that caused page fault gets blocked.
2. Virtual memory manager now starts running (in kernel mode).  
Virtual memory manager tells disk manager about which page is missing.
3. Disk Managers communicates with device driver.
4. Device driver reads the page (through disk mechanism) and transfers required page to OS using DMA.
5. OS will try to load the page in one of the frames of user process.
6. If there is no empty frame to load new page then virtual memory manager has to initiate page replacement through which one of the pages in memory is replaced with required page. Here we have 2 cases:
  - (i) page that is selected for replacement is not modified then we can directly overwrite it with new page. (1 disk operation)
  - (ii) If it is modified (dirty page) then the modified page has to be saved in the disk. Later the new page is loaded (i.e., 2 disk operations)
7. After the new page is loaded we need to update page table (Eg: changing v/I bit etc.)
8. Unblock the user process  
Now when the process is scheduled again, it generates the same VA that it had generated previously and continues its execution.

This is VM implementation through demand paging.

→ page fault service time is the time taken to service a page fault.

~~Here~~ we need to reduce

This service time reduces throughput.

So we need to reduce page fault rate.

→ Demand paging is of 2 types:

~~Pure Demand~~

Pure Demand Paging

→ Execution starts with no pages in the main memory

Prefetched Demand Paging

→ Execution starts with loading a few pages

(By default we consider pure demand paging while solving questions)

Q32 The size of virtual memory supported is eventually limited by size \_\_\_\_\_

Ans:

size of disk (secondary storage)

Q33 ~~What~~

Note:

for real time implementation of virtual memory

$$PAS \leq VAS \leq \text{Disk AS}$$

# Performance of Virtual Memory

(i) Temporal Issue: (time)

Assume

main memory access time = 'm'

page fault service time = 's' ( $s \gg m$ )

page fault rate = 'p' ( $0 \leq p < 1$ )

page hit rate =  $1-p$

$$\text{EMAT with Demand paging} = (1-p)m + p*s$$

( $\because s \gg m$   
we don't take ~~s~~  
s+m)

In general pg. fault service time may range in milliseconds.

H4/16

PFST = 10ms

Mem. AT = 1  $\mu$ s

page hit rate,  $P = \frac{99.99}{100} = 0.9999$

$$\text{EMAT} = \frac{99.99}{100}(1) + \frac{0.01}{100}(10 \times 10^3) \mu\text{s}$$

$$= \frac{99.99}{100} +$$

$$= \frac{99.99}{100} + 1$$

$$= 1.9999 \mu\text{s} \cong 2 \mu\text{s}$$

H4/17

page fault rate =  $\frac{1}{k}$

page hit rate =  $\frac{k-1}{k}$

Effective instruction time

$$\text{Effective instruction time} = \frac{k-1}{k}i + \frac{1}{k}(i+j) = \frac{(k-1)i}{k} + \frac{i}{k} + \frac{j}{k}$$
$$= i + \frac{j}{k}$$

H4/18

PFST = 8 ms (empty frame or unmodified frame)

= 20 ms (modified frame)

Mem. AT = 100 ns

page to be replace is modified 70% of the time.

required EMAT  $\leq 2000$  ns

let  $p$  be page fault rate

~~EMAT = (1-p)(M) + p(0.7(20) + 0.3(8))~~

~~= (1-p)(100) + p(14 + 2.4)~~

~~= 100 - 100p + 16.4p~~

~~=> 100 - 83.6p  $\leq$  2000 ns~~

EMAT = (1-p)(100) + p(0.7(20x10<sup>6</sup>) + 0.3(8x10<sup>6</sup>))

= 100 - 100p + p(14x10<sup>6</sup> + 2.4x10<sup>6</sup>)

= 100 - 100p + 16.4p x 10<sup>6</sup>

=> (164x10<sup>5</sup> - 100)p  $\leq$  1900

=> (164000 - 1)(100p)  $\leq$  1900

p  $\leq$   $\frac{19}{163999}$

max acceptable page fault rate =  $\frac{19}{163999}$

H4/19

Mem. AT = M (page hit)

= D (page fault)

for some process

EMAT = X units.

page fault rate, p=?

$$X = (1-P)M + P(D)$$

$$X = M - MP + PD$$

$$\Rightarrow P(D-M) = X-M$$

$$P = \frac{X-M}{D-M}$$

Note:

Considering TLB & page fault rate the effective memory access time is

$$EMAT = X(C+m) + (1-X) \left[ (1-P)m + P \left( \frac{s}{c} + C \right) \right]$$

$\frac{s}{c} \rightarrow$  (negligible)

X - hit ratio of TLB

P - page fault rate

(ii) page replacement policies:

Page reference string or reference string:

\* set of successively unique pages referred in the given list of virtual addresses.

Eg: VAs: <702; 755; 864; 084; 122; 560; 768; 934; 615; 125; 654>

Let page size = 100

Also @ all the above addresses are in ~~dec~~ decimal

- page P<sub>0</sub> contains addresses 0 to 99
- P<sub>1</sub>       "       "       100 to 199
- ⋮       ⋮       ⋮

$$\text{page number} = \left\lfloor \frac{VA}{PS} \right\rfloor$$

$$\text{page offset} = VA \% PS$$

∴ Reference string for above VA's is

$\langle 7, 8, 0, 1, 5, 7, 9, 0, 1, 6 \rangle$

(successive page numbers are unique)

Every reference string has 2 parameters:

- (i) length (i.e., 10 in above example)
- (ii) no of unique pages (~~10~~ (n) (i.e., 7 in above example))

### Frame Allocation Policies

Assume we have

'n' no of process ( $P_1 \dots P_n$ )

demand of each process  $P_i$  be  $S_i$  no of frames

total demand for frames =  $D = \sum_{i=1}^n S_i$

total frame available, be:  $M$  ( $D > M$ )

frames allocated to process  $P_i$  be  $a_i$

Eg: Let

$n=5, M=50$

	$S_i$	$a_i$ ①	$a_i$ ②
$P_1$	5	10	3
$P_2$	20	10	10
$P_3$	<del>15</del> 44	10	22
$P_4$	18	10	9
$P_5$	12	10	6

$D: 100$

### ① Equal allocation policy

Every process gets equal no of frame

$$\therefore \frac{50}{5} = 10 \text{ frames}$$

### ② Proportional allocation

no of frames allocated is proportional to size

$$\text{i.e., } \frac{S_i}{D} \times M \text{ no of frames for process } P_i$$

### ③ $\alpha$ rule

Every process is given  $\alpha$  % of the frames it has demanded.

This  $\alpha$  is chosen based on main memory size and other factors.

## Page Replacement Techniques (pure demand paging by default)

Consider for a process

reference string  $E: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1$

length of reference string  $= 20$

no of unique pages,  $n = 6$

#### 1) FIFO:

Assume no of frames allocate for the process = 3  
based on the time we loaded we replace


7	2	4	0	7
0	3	2	1	0
1	0	3	2	1

} frames

from above figure we have 15 page faults

$$\therefore \text{page fault rate} = \frac{15}{20} = 0.75$$

If we increase no of frame allocate page faults decreases



If no of frames allocated = 4

X 8 2
8 4 7
X 0
Z 8 1

∴ 10 page faults

$$\text{page fault rate} = \frac{10}{20} = 0.5$$

Ref-string II : <1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5>

FIFO

no of frame allocate = 3

X 4 5
Z X 3
X X 4

∴ 9 page faults

$$\text{Pg fault rate} = \frac{9}{12} = 0.75$$

if no of frames allocated = 4

X 8 4
Z X 5
3 2
4 3

∴ page faults = ~~10~~ 10

$$\text{page fault rate} = \frac{10}{12} = 0.83$$

In this example we got more page faults with more no of frames which is an anomaly.

This is known as Belady's anomaly

↳ with increase in no of frames to the process, the page fault rate increases

→ Belady's Anomaly is observed only in FIFO & LRU based replacement.

19/08/20

2) Optimal replacement:

Optimal replacement says that replace that page which will not be used for longest duration of time in ~~the~~ future references.

ref string: < 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1 >

3 frames:

X 2 7
Ø 4 0
X 3 1

∴ 9 page faults

4 frames:

X 3 1
Ø
X 4
X 2 7

∴ 8 page faults

Ref string :  $\langle 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5 \rangle$

3 frames :

13
24
345

$\therefore$  page faults = 7

4 frames :

14
2
3
45

$\therefore$  page faults = 6

→ Optimal replacement ~~gener~~ has the least page fault rate.

Drawback :

→ Optimal page replacement is not practically implementable since we can never know the future references.

→ However this can be used as benchmark to measure the performance of other algorithms.

3) Least Recently Used (LRU) :

→ LRU replaces that page which hasn't been referred for the longest duration of time in the past.

$\therefore$  selection criteria: Time of reference

Ref string:  $\langle 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1 \rangle$

3 frames:

7 2 4 0 1
0 3 0
1 3 2 7

$\therefore$  no of page faults = 12

4 frames:

7 3 7
0
1 4 1
2

$\therefore$  no of page faults = 8

4) Most Recently Used (MRU)

\* Most recently used page is replaced

Ref string:  $\langle 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1 \rangle$

8 frames:

7 0
0 3 0 4
1 2 3 0 3 2 1 2 0 1


$\therefore$  no of page faults = 16

4 frames:

7 1
0 3 0 4
1
7 3 0 3 2 0

$\therefore$  no of page faults = 12

## 5) Counting Algorithms



- \* Frequency means no of times the page is ~~refered~~ referred since it has been brought into memory. (i.e., if we load a page that has been loaded previously we start the count from 0)
- \* FIFO may be used ~~to~~ to resolve a conflict

3 frames:

Ref string:  $\langle 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1 \rangle$

3 frames

LFU:

	7	2	4	3	1	7	1
Count	1	1	1	1	1	1	1
	0						
	1	1	1				
	1	1	1				

no of page faults = 11

MFU:

7	2	0		
1	1	1		
0	3			
1	1			
1				

7	2	4	0
1	1	1	1
0	3	2	7
1	1	1	1
1	0	3	1
1	1	1	1

$\therefore$  no of page faults = 12

### 4 frames:

#### LFU:

7	3		
1			
0			
x	x	x	7
1	1		1
2			

no of page faults = 9

#### MFU:

7	0		
1			
x	x	1	
x	4		
1	1		
2	7		
	1		

no of page faults = 9

#### Note:

→ Practically LRU has been found to give less page faults (i.e., best performance & close to optimal)

### Implementation of LRU:

\* Here we need to monitor time of reference (TOR)

There are two methods to monitor time of reference

#### (i) Counter method:

We maintain a counter register which is incremented at every clock pulse. Where whenever we refer a page we assign the value of counter as time of reference for that page. Initial value of counter is 0.

## Limitation :

- \* An  $n$ -bit counter can count only  $2^n$  values after which counter count starts from 0. If count goes to '0' then the algorithm fails.

## dis Stack method

→ Here we use a stack into which we push every new page we replace.

→ At the time of replacement, we need to replace with the least recently used page. This page is present at the bottom of the stack. Thus we need to pop out all the element and push them again (except bottom element)

→ If a page hit occurs, then the referred page might <sup>be</sup> present somewhere in the middle of the stack. This element has to be onto to the top of the stack for which we need need to perform push & pop operations again.

## Advantage :

- \* Unlike counter method, it works good in any case.

## Disadvantage :

- \* push & pop operation requires more time.

## LRU Approximations :

- \* LRU approximations are the class of replacement techniques that pretend to work like LRU. i.e. they approximate to the behaviour of LRU.

we have 4 types of LRU approximations

i) Reference bit (R):

R  $\left\{ \begin{array}{l} 0 : \text{page not referred so far during present epoch} \\ 1 : \text{page is referred ~~so far~~ at least once so far during present epoch.} \end{array} \right.$

Consider below page table

Pg no	frame No.	V/I	TO <del>R</del>	R
0	a	1	2	1
1	b	1	4	0
2	-	0	-	-
3	c	1	0	1
4	d	1	3	1
5	e	1	1	0

while implementing this algorithm we may not have TO~~R~~ column

(TO~~R~~ - Time of <sup>loading</sup> ~~reference~~)

(Here in the Pg table Pg P<sub>1</sub> & P<sub>5</sub> are not referred in the present epoch)

\* Time is divided into equal interval and each interval is called an epoch.

\* when an epoch is finished all the 'R' values are cleared.

Algorithm:

→ \* If page hit occurs, then set 'R' of the corresponding page table entry.

→ If page fault occurs, start searching for ~~R=0~~ from the first entry for R=0 are replace the first encountered entry's corresponding page.

→ If 'R' value is one for all the page then the algorithm fails.

\* To overcome this limitation we use next LRU approximation which is additional reference bits.

~~(i) Additional Reference bits:~~

(ii) Additional Reference bits:

Here we have more than one reference bits, say 'n', indicating past 'n' references bits in of past 'n' epochs

For example take  $n=8$

$$P_i : \begin{array}{cccccccc} R_1 & R_2 & \dots & R_7 & R_8 \\ 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \end{array}$$

$$P_j : 01101111$$

$$P_k : 10111111$$

\* Least significant bit corresponds to current epoch

\* Most significant bit corresponds to most previous epoch

For above example if a page fault occurs  $P_j$  is replaced.

(∵ the 4 least significant of the 3 processes are '1')

However  $R_4$  of  $P_j$  is 0 and  $R_4$  of  $P_i$  &  $P_k$  are 1

∴ Replace  $P_j$ )

\* After every epoch we need to left shift the reference bits by one bit.

\* However this method also has a chance to fail when all the reference bits of all the processes are '1's. Anyway the probability for this is very less.

(iii) Second Chance (clock Algorithm)

selection criteria: (Time of loading & Reference bit)

→ The page with R value as 0 and least TOL (no early loaded page among R=0 pages) is replaced.

The pages whose TOL is less than replaced page, their R value is set to 0!

→ when all R values are 1's, the earliest loaded page is replaced.

i.e., The algorithm, when all R values are 1, degenerates to FIFO

\* Hence this algorithm (FIFO based) also suffers from Belady's anomaly.

(iv) Enhanced Second chance / Not recently used (NRU):

Selection criteria: (Reference bit <sub>(R)</sub> & modified bit <sub>(M)</sub>)

Modified bit <sub>(or)</sub> Dirty bit  $\left\{ \begin{array}{l} 0 : \text{page is not modified since its loading} \\ 1 : \text{page is modified since the time of its loading} \end{array} \right.$

	R	M	
	0	0	(I)
← this means the page is not referred in this epoch but is referred and modified in some previous epoch	0	1	(II)
	1	0	(III)
	1	1	(IV)

\* If a page fault occurs

then page with  $RM=00$  is replaced

if no such page  $RM=01$  is replaced

if no such page  $RM=10$  is replaced

if no such page  $RM=11$  is replaced

\* The above search starts from the first entry.

(H4/20)

length of ref string: L

no of unique pages: k

allocated frames: Z

\* In the worst case every reference can be a page fault

i.e., L

\* Since it is pure demand page, we must have atleast  $k$  page faults

In the best case we can have all page hits after loading the servicing the last page fault

Ex: Let  $Z=3, k=5$

Ref string: 1, 2, 3, 4, 5, 4, 5

4
5
3

$\therefore k$

In the best case the above could happen.

H4/21

Ref string:  $P_1, P_2, P_3, P_4 \dots P_{n-k}, P_n, P_n, P_{n-1}, \dots, P_3, P_2, P_1$

After referring till  $P_n$  we will have

$\rightarrow$  (This is not reference string since we have  $P_n$  twice successively)

$P_n, P_{n-1}, P_{n-2} \dots P_{n-(k-1)}$  in the frames

$\therefore$  The next  $k$  references ( $P_n, P_{n-1}, P_{n-2} \dots P_{n-(k-1)}$ ) will be hits

total references =  $2n$

no of hits =  $k$

$\therefore$  no of page faults =  $2n - k$

H4/22

Ref string: ~~1, 2, 4, 5, 7, 1, 2, 2, 2,~~

1, 2, 4, 5, 1, 2, 3

$\therefore$  length of ref string = 7

no of frames allocated = 1

$\therefore$  7 page faults

H4/23

$$VAS = PAS = 2^{16} \text{ bytes} = 64 \text{ KB}$$

$$PS = 512 \text{ bytes} = 2^9 \text{ bytes}$$

$$PTES = 4 \text{ bytes} = 32 \text{ bits}$$

$$\text{no of frames} = \frac{2^{16}}{2^9} = 2^7$$

$$\begin{array}{l} \text{no of bits to store frame number} = 7 \\ \left. \begin{array}{l} V/I = 1 \\ R = 1 \\ \text{Modified} = 1 \\ \text{Page Protection} = 3 \end{array} \right\} 13 \text{ bits} \end{array}$$

$$\therefore 32 - 13 = 19 \text{ bits}$$

19 bits can be used to store other information

$$\text{no of pages} = \frac{2^{16}}{2^9} = 2^7$$

$$\text{size of page table} = 2^7 \times 4 = 2^9 = 512 \text{ bytes}$$

## Thrashing:

\* Excessive (high) paging activity

↓  
act of servicing page fault

i.e., high page fault rate


\* Thrashing is undesirable

\* Thrashing cause more processes to block

### Cause of Thrashing

→ Lack of frame (i.e., Lack of memory)  
→ High degree of multiprogramming } Primary reasons for thrashing

(we also have some secondary reasons which we will explore later)



Thrashing Control strategies:

Prevention  
 \* Prevention is done by controlling degree of multiprogramming. (controlled by long term scheduler)

Detect & Recover

Detection: \* High degree M-Pr & low CPU utilization  
 => thrashing  
 \* High paging (high disk utilization)

The above 3 conditions confirms the presence of thrashing

Recovery: Decrease the degree of M-Pr  
 (This done by suspending the processes)

Secondary reasons for thrashing:

→ Page replacement policy

→ page size:

page size must be large to reduce page faults.  
 It is because with large PS we have less pages.  
 (large PS => less pages => less page faults)

→ Programming techniques & Data structures used by programmers. This fact is explained through below case studies.

Case study I:

integer  $A[1..128][1..128];$

1) for  $i \leftarrow 1$  to 128  
for  $j \leftarrow 1$  to 128  
 $A[j][i] = 1;$

2) for  $i \leftarrow 1$  to 128  
for  $j \leftarrow 1$  to 128  
 $A[i][j] = 1;$

Assume we are store the array in row major order


also let page size = 128 words

and each element of array is, one word

=> each row is stored in one page exactly

Assume we are using pure demand paging and replacement technique FIFO.

→ Assume the OS has allocated 127 frames to the process.



page faults with 1st program

→  ~~$A[1][1]$~~   $A[1][1]$  .....  ~~$A[1][128]$~~   $A[128][1]$

Here every reference cause a page fault

i.e. 128 page faults.

stly for 2nd column we get 128 page faults

In this way

total no of page faults =  $128 \times 128$

Page faults for 2<sup>nd</sup> program :

→  $A[1][1]$ ,  $A[1][2]$  ...  $A[1][128]$   
page fault                      page hit

∴ 1<sup>st</sup> row causes one page fault

slly we get 1 page fault for 2<sup>nd</sup> row

∴ total no of page faults = 128

→ ∴ 2<sup>nd</sup> program is 128 times faster than that of 1<sup>st</sup> program

Note:

\* If we use row major order to store 2d array then it is better to access in that order

• and slly for column major order.

This is known as principle of locality

\* ∴ A programmer must use data structures that ensure principle of locality.

Case Study - II

\* If we consider array & linked list,

array allocation is contiguous ~~and~~ ~~prop~~

linked list allocation is non-contiguous.

∴ linked list may cause more ~~at~~ page faults.

\* The elements of array obeys principle of locality.

### Case Study III

#### Linear Search vs Binary Search

→ In-demand paging, ~~b~~ binary search causes more page faults because we don't access elements contiguously.

whereas in linear search ~~we~~ we search in ~~linear~~ ~~way~~ contiguous way causing less page faults and obeying principle of locality.

§

### Case Study-IV

#### Stack:

Stack operation which are push & pop are performed at the same end. ~~also~~

∴ less page faults

#### - Hashing:

Hashing distributes key across the memory and is more likely to cause more page faults.

#### Note:

→ In general a Data Structure or a programming technique in-demand paging is said to be good iff it obeys the concept of locality of reference.

## Working Set Strategy

\* The objective of working set strategy is to control thrashing and utilize memory ~~the~~ effectively.

\* Working set strategy is based on principle of locality of reference.

Consider below program

```
main() // 10KB    f() // 5KB    g() // 30KB    h() // 3KB
{
    :
    f();
    :
}

{
    :
    g();
    :
}

{
    :
    h();
    :
}

{
    :
    printf(); // 2KB
    :
}
```

Total program size = 73 KB

Assume page size = 1 KB

Assume the process has been allocated 35 frames

\* This is static allocation.

→ ~~As~~ As the process executes it changes from one locality to other locality (i.e., from one function to other function). When process is in main 10 frames would be enough. When it is executing in f(), 5 frames would be enough.

→ Thus allocating frames based on the locality in which the process is executing would reduce thrashing and utilize memory more effectively.

→ To meet this requirement we use dynamic frame allocation technique.


\* The working set strategy's working is based on the locality of reference.

It estimates the locality in which the process is running and no of frames are allocated accordingly.

\* Estimating the size of locality:

Consider the reference string for ~~below~~ process  $P_i$ :

$P_i: \langle 7, 0, 1, 2, 3, 0, 2, 16, 18, 22, 18, 16, 35, 38, 39, 34, 35, 37, 38, 36, 34, 36, 37 \rangle$



Assume these references are generated in time  $t$ . After ~~At any given~~ time  $t$ , we need to know the locality in which the process is executing and size of locality.

\* observing the patterns we can know localities & size of localities.

\* to estimate the size of locality we define a parameter called working set window (wsw) at time  $t$  for a process

Working set window  $wsw_i^t$  = { set of unique pages referred in the past  $\Delta$  references }

where  $\Delta$  is an integer.

For example take  $\Delta=10$

$\Rightarrow wsw_i^t = \{ 34, 35, 36, 37, 38, 39 \}$

$\Rightarrow wsw\text{-size}_i^t = 6$

↓  
size of locality is 6 pages

$\therefore 6$  is the demand

## Framework:

→ Let 'n' be no of processes

→  $S_i$ : Demand for frames by process  $P_i$  (Estimated as shown in the previously example)  
(i.e., wsw size  $i$ )

→ total demand,  $D = \sum_{i=1}^n S_i = \sum_{i=1}^n WSW_i$

→ Available frames =  $M$

### Case (i):

$$D \cong M$$

i.e., Balanced & no thrashing

### Case (ii)

$$D < M$$

i.e., No thrashing & we can further increase deg of M:pr

### Case (iii)

$$D > M$$

i.e., Thrashing

∴ Working sets strategy helps control strategy and utilize memory better.

### Note:

\* The success of Working Set Strategy depends on the value of  $\Delta$ .

\* If  $\Delta$  is too small  $\Rightarrow$  more page faults.

\* If  $\Delta$  is too large

$\Rightarrow$  we also hold pages of previous locality and this is ineffective use of memory

page ref: c c d b c e c e a d

$\Delta = 4$

$WST_0 = \{a, d, e\}$

i.e.,  $\{e, d, a\}$

$\therefore$  ref string: e d a c c d b c e c e a d

0 1 2 3 4 5 6 7 8 9 10  
• • • • •  $\Rightarrow$  5 page faults

$t_0: \langle e d a \rangle : 3$

$t_1: \langle e d a c \rangle : 4 \rightarrow$  At time  $t_1$ , 'c' is referred

since wsw. at  $t_0$  has e it causes page fault

$t_2: \langle d a c \rangle : 3$

$t_3: \langle a c d \rangle : 3$

$\rightarrow$  sly at time  $t_4$  'b' is referred

$t_4: \langle c d b \rangle : 3$

since 'b' is not present in wsw at  $t_3$  a page fault is generated

$t_5: \langle d b c \rangle : 3$

$t_6: \langle d b c e \rangle : 4$

$t_7: \langle b e c \rangle : 3$

$t_8: \langle c e \rangle : 2$

$t_9: \langle c e a \rangle : 3$

$t_{10}: \langle c e a d \rangle : 4$

Avg no of frames needed =  $\frac{32}{10} = 3.2$  frames